

# A Comparison of the SPWM Method and the Modified SVM Modulation Technique for the T-Type RB-IGBT PFCs for Vehicle-to-Grid Application

**Anh Tuan Duong**

School of Electrical & Electronic Engineering, Hanoi University of Industry, Hanoi, Vietnam  
tuanda@hau.edu.vn

**Manh Tung Ngo**

School of Electrical & Electronic Engineering, Hanoi University of Industry, Hanoi, Vietnam  
tung\_nm@hau.edu.vn (corresponding author)

Received: 12 August 2025 | Revised: 15 September 2025, 26 September 2025, 12 October 2025, and 19 October 2025 | Accepted: 21 October 2025

Licensed under a CC-BY 4.0 license | Copyright (c) by the authors | DOI: <https://doi.org/10.48084/etasr.14038>

## ABSTRACT

The Vehicle-to-Grid (V2G) technology utilizes electric vehicle batteries to store surplus electricity and supply it back to the grid when necessary. The V2G is an effective and economical solution, as well as a strong research direction for power electronics laboratories. In the onboard charger system of electric vehicles, the Power Factor Corrections (PFCs) are a Multi-Level Inverter (MLI) and are primarily modulated using the Sinusoidal Pulse Width Modulation (SPWM) method. However, Space Vector Pulse Width Modulation (also known as Space Vector Modulation (SVM)) is a superior technique. However, implementing SVM for MLIs is challenging as the total number of levels increases. This study introduces a modified SVM method for PFC to enhance the output voltage quality and compares this modified technique with the SPWM. The experimental outcomes demonstrate the benefits of the proposed technique.

**Keywords-SVPWM; SPWM; T-type RB-IGBT; PFC; V2G**

## I. INTRODUCTION

Power Factor Correction (PFC) is a power correction device used to improve the power factor and adjust the voltage and current waveforms in the charger. In the V2G technology, the PFCs are MLIs. Various MLIs have been introduced, including the Flying Capacitor (FC) [1, 2], Neutral Point Clamp (NPC) [3], and Cascaded H-Bridge (CHB) inverter [4-6]. Photovoltaic systems are compatible with CHBs [7]. However, one drawback of this kind of inverter is the need for numerous DC sources. Despite using only one DC supply, NPC and FC inverters have a large number of semiconductor valves and significant conduction losses [8]. Therefore, the introduced Type T inverter, which employs Reverse Blocking Insulated Gate Bipolar Transistors (RB-IGBTs), presents substantial advantages, such as a simplified structure requiring only one DC source, a reduced number of semiconductor switches, which contributes to lower conduction losses, and improved output waveform quality characterized by low Total Harmonic Distortion (THD) [9, 10]. A main challenge of the T-type RB-IGBT inverter lies in maintaining the voltage balance between the two DC-link capacitors. If unbalanced, it causes

overvoltage on the semiconductor valves and a high THD of the output voltage. In MLI control, SPWM and SVPWM, also known as SVM, are commonly employed techniques, with SVM being regarded as the more advanced and efficient method. With a similar modulation index, SVM gives a lower THD of the output voltage than SPWM. Additionally, SVM is superior to SPWM when used in conjunction with the input DC source. SVM also uses switching states to reduce the switching frequency and THD [11-18]. However, conventional SVM entails intricate mathematical operations to identify the sector of the reference voltage vector and compute the corresponding switching durations. The implementation of SVM is particularly challenging for higher-level inverters due to the large number of redundant commutation states and auxiliary triangles [19]. These computational demands necessitate complex hardware architectures and expensive microcontroller units.

In response to these limitations, the current study presents the design of a three-phase, three-level T-type inverter incorporating RB-IGBTs and an optimized SVM technique. This modified modulation technique has a switching sequence

that is directly compared to a 5 kHz triangular pulse. Therefore, it is simple to implement on a Texas Instruments F28379D DSP card [20]. The experiments on TI's DSP processor (TMS320F28335), along with the Xilinx Spartan-6 chip used in [19], demonstrated the advantages of the proposed technique. At the same time, it helps reduce the cost and complexity of the control circuit compared to utilizing the d-SPACE RTI 1103 system, as shown in [13].

II. THREE-LEVEL T-TYPE RB-IGBT INVERTER

The circuit topology of the proposed three-level T-type inverter employing RB-IGBTs is illustrated in Figure 1. The input DC-link voltage is split by two series-connected capacitors, thereby establishing three levels of phase voltage and 5 levels of line voltage. Valves Sx1 and Sx2 must block all DC supply voltage, while valves Sx2 and Sx3 must only block half.




Fig. 1. Three-level T-type RB-IGBT converter.

By properly activating the T-type RB-IGBT inverter ON and OFF, three output phase voltage levels will be created:  $V_{DC}/2$  (P), 0 (O), and  $-V_{DC}/2$  (N). Voltage levels P, O, and N are obtained at the output by closing and cutting off two semiconductor valves simultaneously. Table I describes the semiconductor valves for the desired phase A output voltage.

TABLE I. SWITCHING STATUS FOR PHASE A

| Status | $V_{out}$           | $S_{A1}$ | $S_{A2}$ | $S_{A3}$ | $S_{A4}$ |
|--------|---------------------|----------|----------|----------|----------|
| P      | $\frac{V_{DC}}{2}$  | ON       | OFF      | ON       | OFF      |
| O      | 0                   | OFF      | OFF      | ON       | ON       |
| N      | $-\frac{V_{DC}}{2}$ | OFF      | ON       | OFF      | ON       |

III. SPACE VECTOR MODULATION METHOD FOR A THREE-LEVEL INVERTER

The switching scheme of the three-phase, three-level inverter comprises 27 possible switching states, which correspond to 19 distinct voltage vectors, as depicted in Figure 2. This set includes zero vectors (V0), small vectors (V1→V6) classified as P-type and N-type, medium vectors (V7→V12), and large vectors (V13→V18). As portrayed in Figure 2, the space vector diagram is partitioned into six sectors (I-VI), each

further partitioned into four triangular sub-regions (from Δ1 to Δ4) associated with their respective switching states.




Fig. 2. Three-level T-type RB-IGBT inverter space vector diagram.

A. ABC to αβ Transformation

For the three-phase voltage, we have:

$$\begin{cases} v_A = V_m \sin \omega t \\ v_B = V_m \sin(\omega t - 2\pi/3) \\ v_C = V_m \sin(\omega t + 2\pi/3) \end{cases} \quad (1)$$

According to [21], using the Clarke transformation to (1):

$$\begin{cases} v_\alpha = v_A \\ v_\beta = \frac{1}{\sqrt{3}}(v_B - v_C) \end{cases} \quad (2)$$

From (2) to the equation of resultant voltage phasor:

$$V_{ref} = v_\alpha + jv_\beta \quad (3)$$

B. 0° αβ to 60° Transformation

Figure 3 illustrates that three coordinate systems represent the vector space ( $Z_{1x}, Z_{1y}$ ), ( $Z_{2x}, Z_{2y}$ ), and ( $Z_{3x}, Z_{3y}$ ) with:

$$\begin{cases} Z_{1x} = v_\alpha - v_\beta/\sqrt{3} \\ Z_{1y} = 2 \cdot \frac{v_\beta}{\sqrt{3}} \\ Z_{2x} = v_\alpha + v_\beta/\sqrt{3} \\ Z_{2y} = -v_\alpha + v_\beta/\sqrt{3} \\ Z_{3x} = 2 \cdot v_\beta/\sqrt{3} \\ Z_{3y} = -v_\alpha - v_\beta/\sqrt{3} \end{cases} \quad (4)$$




Fig. 3. 0° αβ to 60° transformation.

C. Determination of Sector Location

The sector location can be determined according to Table II.

TABLE II. SECTOR LOCATION TABLE

| $Z_{1x} \cdot Z_{1y} > 0$ |              | $Z_{1x} \cdot Z_{1y} < 0$ |              |                           |              |
|---------------------------|--------------|---------------------------|--------------|---------------------------|--------------|
| $Z_{1x} > 0$              | $Z_{1x} < 0$ | $Z_{2x} \cdot Z_{2y} > 0$ |              | $Z_{2x} \cdot Z_{2y} < 0$ |              |
|                           |              | $Z_{2x} > 0$              | $Z_{2x} < 0$ | $Z_{3x} > 0$              | $Z_{3x} < 0$ |
| I                         | IV           | II                        | V            | III                       | VI           |

D. Determination of Sub-Triangle Position

To identify the position of the triangle within a given sector, two coefficients,  $m_1$  and  $m_2$ , are first computed, representing the projection ratios of the output voltage vector onto the two vectors that define the sector (Figure 4):

$$m_1 = \frac{V_{zix}}{|V_j|}, m_2 = \frac{V_{ziy}}{|V_j|} \quad (i=1-3, |V_j| = \frac{V_{dc}}{3})$$

In sector I,  $\vec{V}_{ref}$  lies the sub-triangle following:

- If  $m_1 < 1, m_2 < 1, m_1 + m_2 < 1$ , then  $\vec{V}_{ref}$  is in  $\Delta 1$ .
- If  $1 \leq m_1 \leq 2, 1 < m_1 + m_2 \leq 2$ , then  $\vec{V}_{ref}$  is in  $\Delta 2$ .
- If  $m_1 \leq 1, m_2 \leq 1, m_1 + m_2 \geq 1$ , then  $\vec{V}_{ref}$  is in  $\Delta 3$ .
- If  $1 \leq m_2 \leq 2, 1 < m_1 + m_2 \leq 2$ , then  $\vec{V}_{ref}$  is in  $\Delta 4$ .




Fig. 4. Locate the triangle in sector I.

E. Dwell Time Calculation

The three nearest vectors (Nearest Vector Modulation (NVM)) were combined to create  $\vec{V}_{ref}$ . For instance,  $\vec{V}_{ref}$  is situated in triangle 3 of the sector I (Figure 4), and  $\vec{V}_2, \vec{V}_1, \vec{V}_7$  are three nearest vectors  $\vec{V}_{ref}$  (Figure 5).

$$\begin{cases} T_s \cdot \vec{V}_{ref} = T_1 \cdot \vec{V}_2 + T_2 \cdot \vec{V}_1 + T_3 \cdot \vec{V}_7 \\ T_s = T_1 + T_2 + T_3 \end{cases} \quad (5)$$

$$\vec{V}_{ref} = \frac{T_1}{T_s} \cdot \vec{V}_2 + \frac{T_2}{T_s} \cdot \vec{V}_1 + \frac{T_3}{T_s} \cdot \vec{V}_7 \quad (6)$$

$$\vec{V}_{ref} = d_1 \cdot \vec{V}_2 + d_2 \cdot \vec{V}_1 + d_3 \cdot \vec{V}_7 \quad (7)$$

where  $d_1, d_2, d_3$  are the dwell times of the corresponding vectors, respectively.

$$\vec{V}_{ref} = (1 - m_1) \vec{V}_2 + (1 - m_2) \vec{V}_1 + (m_1 + m_2 - 1) \vec{V}_7 \quad (8)$$




Fig. 5. Dwell time calculation for  $\vec{V}_2, \vec{V}_1, \vec{V}_7$ .

F. DC Capacitor Voltage Equalization Algorithm

For T-type RB-IGBT inverters, maintaining DC capacitor voltage balance represents a significant challenge. This balance can be achieved by exploiting the redundant switching states within space vector modulation. Notably, only the small vector switching states influence the voltage distribution across the two capacitors. The P-type state discharges the capacitor  $C_1$ , while the N-type state discharges the capacitor  $C_2$ . Figure 6 shows the DC capacitor voltage balancing algorithm based on the small vectors.




Fig. 6. DC capacitor voltage equalization algorithm.

G. Commutation Sequence and Activation Duration Calculation

The two-branch modulation technique switching sequence requires only two valves to change states throughout each modulation cycle. The main advantage of this technique is its ability to enhance the performance of the DC capacitor voltage

balancing algorithm, albeit at the expense of increased voltage THD. This sequence uses one of the two states of the small vectors according to the principle, and the states are represented in Table III (specifically for triangle 3 in sector I).

- If  $m=1$  ( $V_P > V_N$ ), P-type switching states are utilized.
- If  $m=0$  ( $V_P < V_N$ ), N-type switching states are used.

This switching sequence creates regular pulses:

- Pulse supply to switches  $S_{x1}$  will be located on the sides ( $S_{x3} = \overline{S_{x1}}$ ).
- Pulse supply to switches  $S_{x2}$  will be located in the middle ( $S_{x4} = \overline{S_{x2}}$ ).

TABLE III. COMMUTATION SEQUENCE FOR TRIANGLE 3, SECTOR I

| $m$   | Commutation state                 |
|-------|-----------------------------------|
| $m=0$ | PON - OON - ONN - ONN - OON - PON |
| $m=1$ | PPO - POO - PON - PON - POO - PPO |

The activation durations are computed in Table IV according to the following rule:

- Switches  $S_{x1}$ :  $d_{sx1} >$  triangular pulse.
- Switches  $S_{x2}$ :  $d_{sx2} <$  triangular pulse.

TABLE IV. SWITCHING ON TIME FOR SWITCHING SEQUENCE, TRIANGLE 3, SECTOR I

| $m$   | Switching on-time |                       |
|-------|-------------------|-----------------------|
| $m=1$ | $d_{SA1} = 1$     | $d_{SA2} = 1$         |
|       | $d_{SB1} = d_1$   | $d_{SB2} = 1$         |
|       | $d_{SC1} = 0$     | $d_{SC2} = d_1 + d_2$ |
| $m=0$ | $d_{SA1} = d_3$   | $d_{SA2} = 1$         |
|       | $d_{SB1} = 0$     | $d_{SB2} = d_1 + d_3$ |
|       | $d_{SC1} = 0$     | $d_{SC2} = 0$         |

From Figures 7 and 8, a table of switching-on times for the valves was obtained according to the two-branch modulation technique.




Fig. 7. The pulses for triangle 3, sector I,  $m=0$ .




Fig. 8. The pulse for triangle 3, sector I, and  $m=1$ .

#### IV. EXPERIMENTAL RESULTS

The SVM technique was implemented in real-time using an F28379D card and a HIL Typhoon 402 system. The HIL Typhoon Control Center created the T-type inverter power circuit using RB-IGBT valves, together with the LC filter and R load. The control algorithm was implemented using the Code Composer Studio (Figure 9).




Fig. 9. The experimental setup.

The parameters and operating conditions used for the proposed modulation techniques were compared. Specifically, the results about the output voltage, DC capacitor voltage, and THD will be presented. The experimental coefficients are summarized in Table V.

TABLE V. EXPERIMENTAL PARAMETERS

| Parameter  | Description         | Value        |
|------------|---------------------|--------------|
| $V_{DC}$   | DC voltage          | 700 V        |
| $C$        | DC capacitance      | 950 $\mu$ F  |
| $L_f$      | Filter inductance   | 1.5 mH       |
| $C_f$      | Filter capacitance  | 21 $\mu$ F   |
| $R_{load}$ | Load resistance     | 9.7 $\Omega$ |
| $f_s$      | Switching frequency | 5 kHz        |
| $T_s$      | Sampling time       | 0.2 ms       |

Figures 10 and 11 illustrate the phase-to-phase voltage and the resulting phase voltage for a pair of modulation methods.

Each phase-to-phase voltage exhibits five levels, indicating the proper functioning of the control algorithm.




Fig. 10. The phase to phase output voltage: (a) SPWM, (b) two-branch SVM.




Fig. 11. The output phase voltage: (a) SPWM, (b) two-branch SVM.

Figure 12 presents the DC capacitor voltages for the two modulation methods. Using P-type or N-type states in the case of  $m=1$  or  $m=0$ , respectively, the two-branch SVM technique allows for better DC capacitor voltage balancing (maximum difference of about 9V). The SPWM method exhibits the difficulty of the DC capacitors in voltage balancing.




Fig. 12. The DC capacitors voltage: (a) SPWM, (b) two-branch SVM.

Figure 13 displays the output phase voltage THD of SPWM and two-branch SVM. The two-branch SVM technique achieves superior output voltage quality, with a THD of 2.12%.




Fig. 13. The output voltage THD of modulation methods: (a) SPWM, (b) two-branch SVM.

## V. CONCLUSIONS

This study introduces a modified Space Vector Modulation (SVM) method for a T-type Reverse Blocking Insulated Gate Bipolar Transistors (RB-IGBT) Power Factor Correction (PFC) implemented in Vehicle-to-Grid (V2G) applications, offering better DC capacitor voltage balancing and improved quality of output voltage. The proposed two-branch SVM technique demonstrates enhanced system performance when compared to the conventional Sinusoidal Pulse Width Modulation (SPWM) method. The experimental validation using a Texas Instruments F28379D DSP card not only confirmed the theory's correctness but also offered a cost-effective and less complex control circuit design. The results confirm that the two-branch SVM technique successfully achieved excellent DC capacitor voltage balancing, with a maximum difference of approximately 9V ( $\approx 1.2\%$ ), which is lower than the 19V ( $\approx 2.71\%$ ) of SPWM. In addition, the proposed method simultaneously enhanced the output voltage quality by reducing the Total Harmonic Distortion (THD) to about 2.12% ( $< 5\%$  according to the IEEE 519-2014 standard), from that of 7.97% of SPWM.

## ACKNOWLEDGEMENTS

This research was supported by Hanoi University of Industry under project No. 09-2024-RD/HD-DHCN.

## REFERENCES

- [1] J. Itoh, R. Ishibashi, and K. Kusaka, "Control Method of Flying Capacitor Converter Operated in Discontinuous Current Mode for High Voltage Photovoltaic Cell," in *2018 International Conference on Smart Grid*, Nagasaki, Japan, Dec. 2018, pp. 214–219, <https://doi.org/10.1109/ISGWCP.2018.8634542>.
- [2] J. Huang and K. Corzine, "Extended operation of flying capacitor multilevel inverters," in *Conference Record of the 2004 IEEE Industry Applications Conference, 39th IAS Annual Meeting*, Seattle, WA, USA, Oct. 2004, vol. 2, pp. 813–819, <https://doi.org/10.1109/IAS.2004.1348507>.
- [3] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A Survey on Neutral-Point-Clamped Inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010, <https://doi.org/10.1109/TIE.2009.2032430>.
- [4] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A Survey on Cascaded Multilevel Inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010, <https://doi.org/10.1109/TIE.2009.2030767>.
- [5] G. Schettino, V. Castiglia, P. Livreri, R. Miceli, F. Viola, and R. Rizzo, "Novel Computational Method for Harmonic Mitigation for Three-phase Five-level Cascaded H-Bridge Inverter," in *2018 International Conference on Smart Grid*, Nagasaki, Japan, Dec. 2018, pp. 299–306, <https://doi.org/10.1109/ISGWCP.2018.8634507>.
- [6] M. Keddar, M. L. Doumbia, M. Della, K. Belmokhtar, and A. Midoun, "Interconnection Performance Analysis of Single Phase Neural Network Based NPC and CHB Multilevel Inverters for Grid-connected PV Systems," *International Journal of Renewable Energy Research*, vol. 9, no. 3, pp. 1451–1461, Sep. 2019.
- [7] T. Kerekes, R. Teodorescu, M. Liserre, C. Klumpner, and M. Sumner, "Evaluation of Three-Phase Transformerless Photovoltaic Inverter Topologies," *IEEE Transactions on Power Electronics*, vol. 24, no. 9, pp. 2202–2211, Sep. 2009, <https://doi.org/10.1109/TPEL.2009.2020800>.
- [8] S. Majumdar, R. Raushan, B. Mahato, K. C. Jana, P. Thakura, and S. K. Singh, "Comparative Study of Space Vector Pulse Width Modulation based T-Type Three-level Inverter," *International Journal of Engineering Research & Technology*, vol. 4, no. 2, pp. 1–5, Apr. 2018, <https://doi.org/10.17577/IJERTCONV4IS02002>.
- [9] H. Shin, K. Lee, J. Choi, S. Seo, and J. Lee, "Power loss comparison with different PWM methods for 3L-NPC inverter and 3L-T type inverter," in *2014 International Power Electronics and Application Conference and Exposition*, Shanghai, China, Nov. 2014, pp. 1322–1327, <https://doi.org/10.1109/PEAC.2014.7038054>.
- [10] D. A. Tuan, P. Vu, and N. V. Lien, "Design and Control of a Three-Phase T-Type Inverter using Reverse-Blocking IGBTs," *Engineering, Technology & Applied Science Research*, vol. 11, no. 1, pp. 6614–6619, Feb. 2021, <https://doi.org/10.48084/etasr.3954>.
- [11] V. F. Pires, D. Foito, and T. G. Amaral, "Fault detection and diagnosis in a PV grid-connected T-type three level inverter," in *2015 International Conference on Renewable Energy Research and Applications*, Palermo, Italy, Nov. 2015, pp. 933–937, <https://doi.org/10.1109/ICRERA.2015.7418547>.
- [12] A. Bellini and S. Bifaretti, "Comparison between sinusoidal PWM and Space Vector Modulation Techniques for NPC inverters," in *2005 IEEE Russia Power Tech*, Jun. 2005, pp. 1–7, <https://doi.org/10.1109/PTC.2005.4524414>.
- [13] K. C. Jana, S. K. Biswas, and S. K. Chowdhury, "Performance evaluation of a simple and general space vector pulse-width modulation-based M-level inverter including over-modulation operation," *IET Power Electronics*, vol. 6, no. 4, pp. 809–817, 2013, <https://doi.org/10.1049/iet-pel.2012.0318>.
- [14] K. C. Jana and S. K. Biswas, "Generalised switching scheme for a space vector pulse-width modulation-based N-level inverter with reduced switching frequency and harmonics," *IET Power Electronics*, vol. 8, no. 12, pp. 2377–2385, 2015, <https://doi.org/10.1049/iet-pel.2015.0101>.
- [15] M. Sajitha and R. Ramchand, "Space Vector PWM Scheme for Three Phase Three Level T-type NPC Inverter," in *2019 2nd International Conference on Intelligent Computing, Instrumentation and Control Technologies*, Kannur, India, Jul. 2019, vol. 1, pp. 523–528, <https://doi.org/10.1109/ICICT46008.2019.8993215>.
- [16] C. Qin, C. Zhang, A. Chen, X. Xing, and G. Zhang, "A Space Vector Modulation Scheme of the Quasi-Z-Source Three-Level T-Type Inverter for Common-Mode Voltage Reduction," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 10, pp. 8340–8350, Oct. 2018, <https://doi.org/10.1109/TIE.2018.2798611>.
- [17] X. Li, S. Dusmez, B. Akin, and K. Rajashekara, "A new SVPWM for phase currents reconstruction of three-phase three-level T-type converters," in *2015 IEEE Applied Power Electronics Conference and Exposition*, Mar. 2015, pp. 1582–1588, <https://doi.org/10.1109/APEC.2015.7104558>.
- [18] D. Anh Tuan *et al.*, "A Novel Modulation Method to Eliminate Leakage Current and Minimize Capacitor Voltage Ripple for Grid-Connected Three-Level T-Type Inverter," in *2022 11th International Conference on Control, Automation and Information Sciences*, Nov. 2022, pp. 339–345, <https://doi.org/10.1109/ICCAIS56082.2022.9990324>.
- [19] A. T. Duong, T. L. Pham, V. N. Giap, and P. Vu, "Disturbance Observer Based on Fixed Time Sliding Mode Control and Optimal State Observer for Three-Phase Three-Level T-Type Inverters," *IEEE Access*, vol. 11, pp. 62091–62108, 2023, <https://doi.org/10.1109/ACCESS.2023.3281672>.
- [20] B. J. Pordanjani, A. Saleki, and M. T. Bina, "DSP-Implementation of the SVM and THV-PWM Techniques: Comparing THD and Switching Losses of Cascaded H-Bridge Converter," in *2020 28th Iranian Conference on Electrical Engineering*, Aug. 2020, pp. 1–7, <https://doi.org/10.1109/ICEE50131.2020.9260622>.
- [21] N. P. Quang and J.-A. Ditttrich, *Vector Control of Three-Phase AC Machines: System Development in the Practice*. Berlin: Springer Berlin Heidelberg, 2015.