

DESIGN AND IMPLEMENTATION OF AUTOMATIC WASHING MACHINE USING VERILOG HDL

Dr.A.RANGANAYAKULU⁽¹⁾, Dr.P.PRASANNA MURALI KRISHNA⁽²⁾, PASUPULETI DURGA⁽³⁾, OBUL REDDY PAVANI⁽⁴⁾, THONTLA MALLESWARI⁽⁵⁾, PINNAMSETTY NAGALEELA⁽⁶⁾

^{1,2} Faculty ECE Department, Krishna Chaitanya Institute of Technology & Sciences-Markapur, AP, India.

^{3,4,5,6} Student, ECE Department, Krishna Chaitanya Institute of Technology & Sciences, Markapur, AP, India.

Abstract. This paper presents the design of a washing machine controller implemented using a finite state machine (FSM). The controller is responsible for managing the various stages of a washing cycle, including soak, wash, rinse, and spin. The system begins when a coin is deposited, which triggers the initiation of the washing cycle. A special feature, the "double wash," can be enabled via a switch, which causes a second wash and rinse cycle. The controller also incorporates a timer, which triggers transitions between stages, and includes a safety feature: if the lid is raised during the spin cycle, the machine halts the spin cycle and stops the timer. The FSM is designed to effectively manage the state transitions and ensure the correct execution of the washing process. This abstract outlines the requirements, control logic, and functionality of the washing machine controller.

I.INTRODUCTION

In the modern era, automation has become an integral part of household appliances, significantly enhancing convenience, efficiency, and user satisfaction. Among these appliances, washing machines play a crucial role in simplifying daily chores. Traditionally, washing machines were manually operated and relied heavily on mechanical and electromechanical components. However, with the advent of digital electronics and hardware description languages, automatic washing machines have emerged as a smarter and more reliable solution to everyday laundry needs.

This project, titled "Design and Implementation of Automatic Washing Machine using Verilog HDL," aims to develop an automated washing machine controller using Verilog Hardware Description Language (HDL). Verilog HDL is a powerful tool for modeling and simulating digital systems, making it ideal for implementing the complex control logic required for washing machines.

Motivation and Significance

The motivation behind this project stems from the increasing demand for automation in household appliances. Manual washing machines require constant human intervention, which can be time-consuming and inefficient. Automatic washing machines, on the other hand, can execute a complete washing cycle without human intervention by utilizing pre-programmed logic. This not only saves time but also optimizes water and energy usage, making it an eco-friendly solution.

Moreover, Verilog HDL provides an efficient platform for designing and simulating digital circuits with high accuracy and performance. By leveraging Verilog, the proposed system can precisely control various washing processes, such as soaking, washing, rinsing, and spinning. The use of digital logic reduces mechanical wear and tear, thereby increasing the system's lifespan and reliability.

Objectives

The primary objectives of this project are as follows:

1. To design an automatic washing machine controller using Verilog HDL.
2. To implement the control logic for different washing stages, including washing, rinsing, spinning, and drying.
3. To simulate and verify the functionality of the washing machine controller using Verilog simulation tools.
4. To ensure efficient resource management, including water and power optimization.
5. To incorporate safety features and fault tolerance mechanisms to enhance reliability.

II.EXISTING SYSTEM

a. Existed system




Fig.a. Existed hardware architecture of the washing machine


The automatic washing machine's operation is initiated when the user selects a desired washing mode via the user interface. The controller processes the input and configures the system according to the chosen settings. Once the mode is set, the machine fills the drum with water to a specified level, monitored by the water level sensors. When the desired water level is achieved, the water inlet valve closes, and the washing cycle commences.

During the washing phase, the motor control unit drives the drum in alternating clockwise and counterclockwise rotations to ensure thorough cleaning. The speed and direction of rotation are dynamically adjusted based on the selected mode, such as gentle wash or heavy-duty cleaning. The PWM signals generated by the FPGA ensure smooth and controlled motor operation, minimizing wear and tear on mechanical components.


Once washing is complete, the water is drained through the outlet valve, and fresh water is introduced for rinsing. The rinsing cycle operates similarly to the washing phase but primarily focuses on removing detergent residues. After rinsing, the spinning phase begins, where the drum rotates at high speed to extract excess water from the clothes.

Throughout the process, the FPGA continuously monitors the operational status and safety parameters. If any abnormalities are detected, such as an unbalanced load or water leakage, the system triggers an emergency shutdown and notifies the user through visual or audible alarms.

III PROPOSED METHOD:



block diagram



The working of a washing machine with a double-wash feature, as depicted in the given diagram, involves a systematic and automated process managed by the washing machine controller. The process begins when the user powers on the machine using the stop/on control. The washing machine controller then checks the status of the lid through the lid open sensor to ensure safety. The load sensor detects the weight of the laundry, and if the load exceeds 7 kg, the machine prompts the user to reduce it. Once the load is appropriate, the valve control unit opens the water valve to fill the drum with water. Simultaneously, the detergent dispenser releases the required amount of detergent. The washing process is controlled by the motor control unit, which directs the washing, rinsing, and drying operations. The double-wash feature is activated through the double-wash sensor, ensuring that heavily soiled clothes undergo two complete washing cycles for enhanced cleaning. During each wash cycle, the motor control unit agitates the clothes effectively to remove dirt. After washing, the drain valve opens to release dirty water, and the rinsing process begins with fresh water to eliminate detergent residues. The drying process follows rinsing, where the motor control unit spins the drum at high speed to remove excess moisture. Throughout the process, the washing machine controller continuously monitors inputs from sensors, including the double-wash sensor, load sensor, and water level sensor, to ensure optimal performance. The display unit keeps the user informed about the ongoing operations and cycle status. The entire washing and drying procedure is automated and efficiently managed to deliver superior cleaning results with minimal user intervention.

IV RESULT




Fig.5.RTL schematic diagram




fig.6.washing machine Synthesis design




Fig. simulation diagram.

V CONCLUSION

In conclusion, the automatic washing machine with double wash mode designed using Verilog HDL represents a modern, efficient, and reliable solution for thorough and hygienic laundry care. By integrating intelligent control mechanisms, sensor-based automation, and versatile washing modes, the machine ensures optimal cleaning performance while minimizing water and energy consumption. Its ability to handle heavily soiled fabrics and enhance sanitation makes it suitable for residential, commercial, and industrial applications. Overall, this project exemplifies the successful fusion of digital design and practical functionality, offering a convenient and user-friendly washing experience.

VI REFERENCE

1. "Verilog HDL" by Samir Palnitkar
2. "Digital Design and Computer Architecture" by David Harris and Sarah Harris
3. "Digital Systems Design Using Verilog" by Charles Roth, Lizy K. John, and Byeong Kil Lee
4. "Advanced Digital Design with the Verilog HDL" by Michael D. Ciletti
5. "FPGA Prototyping by Verilog Examples" by Pong P. Chu
6. "Digital Logic and Microprocessor Design with VHDL" by Enoch O. Hwang
7. "Verilog Digital System Design" by Zainalabedin Navabi
8. "Fundamentals of Digital Logic with Verilog Design" by Stephen Brown and Zvonko Vranesic
9. "Embedded System Design" by Frank Vahid and Tony Givargis
10. "Embedded Systems: Architecture, Programming and Design" by Raj Kamal
11. "Designing Embedded Systems with PIC Microcontrollers" by Tim Wilmshurst
12. "Embedded Microcontroller Interfacing" by G. Jack Lipovski
13. "The Art of Designing Embedded Systems" by Jack Ganssle
14. "ARM System Developer's Guide" by Andrew N. Sloss, Dominic Symes, and Chris Wright
15. "Embedded Systems Design with Platform FPGAs" by Ronald Sass and Andrew Schmidt
16. "Automatic Control Systems" by Benjamin C. Kuo and Farid Golnaraghi
17. "Modern Control Engineering" by Katsuhiko Ogata

18. "Introduction to Control System Technology" by Robert Bateson
19. "Control Systems Engineering" by Norman S. Nise
20. "Programmable Logic Controllers" by Frank D. Petruzella
21. "Mechatronics: Principles and Applications" by Godfrey C. Onwubolu
22. "Mechatronics: Integrated Technologies for Intelligent Machines" by William Bolton
23. "Industrial Automation and Control" by Stamatios Manesis and George Nikolakopoulos
24. "Electric Motors and Drives: Fundamentals, Types, and Applications" by Austin Hughes and Bill Drury
25. "CMOS VLSI Design: A Circuits and Systems Perspective" by Neil Weste and David Harris
26. "Principles of CMOS VLSI Design" by Neil H. E. Weste and Kamran Eshraghian
27. "Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute" by John Williams
28. "FPGA-Based System Design" by Wayne Wolf