# Implementation of 20 nm Graphene Channel Field Effect Transistors Using Silvaco TCAD Tool to Improve Short Channel Effects over Conventional MOSFETs

Vinod Pralhad Tayade<sup>1, 3, \*</sup>, Swapnil Laxman Lahudkar<sup>2</sup>

<sup>1</sup>Department of Electronics and Telecommunication Engineering, AISSMS Institute of Information Technology, Pune, India
<sup>2</sup>Department of Electronics and Telecommunication Engineering, JSPM's Imperial College of Engineering and Research, Pune, India
<sup>3</sup>Department of Electronics and Telecommunication Engineering, Government Polytechnic, Nashik, India
Received 17 July 2021; received in revised form 01 September 2021; accepted 02 September 2021
DOI: https://doi.org/10.46604/aiti.2021.8098

## Abstract

In recent years, demands for high speed and low power circuits have been raised. As conventional metal oxide semiconductor field effect transistors (MOSFETs) are unable to satisfy the demands due to short channel effects, the purpose of the study is to design an alternative of MOSFETs. Graphene FETs are one of the alternatives of MOSFETs due to the excellent properties of graphene material. In this work, a user-defined graphene material is defined, and a graphene channel FET is implemented using the Silvaco technology computer-aided design (TCAD) tool at 100 nm and scaled to 20 nm channel length. A silicon channel MOSFET is also implemented to compare the performance. The results show the improvement in subthreshold slope (SS) = 114 mV/dec,  $I_{ON}/I_{OFF}$  ratio = 14379, and drain induced barrier lowering (DIBL) = 123 mV/V. It is concluded that graphene FETs are suitable candidates for low power applications.

Keywords: graphene, MOSFET, Silvaco TCAD, graphene FET, 2D low power design, 2D-material

# 1. Introduction

Conventional metal oxide semiconductor field effect transistors (MOSFETs) have a limitation when scaled down to nanometer channel lengths. Their performance is degraded and short channel effects emerge, which degrade the overall performance of devices. The circuit designed using the scaled device consume more static and dynamic power. Hence, the era of conventional MOSFETs has come to an end and the device design community is in search of an alternative of conventional MOSFETs. It is important to search for a convincing material, which can be used at small channel lengths. Graphene is a promising material due to its higher mobility, better electrical conductivity, and better thermal conductivity. The implementation of this atomically thin material needs to be defined in the Silvaco technology computer-aided design (TCAD) tool for any further use of graphene material applications.

The purpose of this study is to investigate and use the significant properties of the promising graphene material as a channel to replace conventional MOSFETs. The mobility of graphene material is high, and hence it can be used as a channel material for small geometry devices. The work on graphene channel FETs is still in its initial stage, as it needs to further improve and optimize the  $I_{ON}/I_{OFF}$  ratio, subthreshold slope (SS), and drain induced barrier lowering (DIBL) of these short channel parameters. In the present scenario, graphene FETs are the demanding devices for low power, radio frequency (RF),

<sup>\*</sup> Corresponding author. E-mail address: taydevinod@gmail.com

Tel.: +91-9766334676

biosensor circuits, and high-speed analog very-large-scale integration (VLSI) designs. One major concern for designing graphene FETs is the availability of software tools because graphene is not available in conventional TCAD tools such as the Silvaco TCAD and Synopsys Sentaurus TCAD tools. Hence, one purpose of the study is to add graphene as a user-defined material in the Silvaco TCAD tool, which can be used for any applications.

The study is organized as follows. Section 2 presents the detailed literature review. Section 3 describes the design methodology used for implementation. Section 4 provides the design of 100 nm FET using silicon and graphene material channels, defining the graphene material in the Silvaco TCAD tool. Section 5 discusses the scaling of the device to 20 nm FET using silicon and graphene material channels. Section 6 focuses on the results and the comparison with other published results. Finally, the study is concluded.

## 2. Literature Review

In 2015, International Technology Road Map for Semiconductors (ITRS) discussed various emerging transistor structures in nano-scales [1]. Graphene FETs are one of the suitable candidates for future high-density and high-speed circuits [2]. Graphene FETs are designed by using top gate, bottom gate, and side gate approach to improve device parameters. Various substrate materials like silicon substrates, SiC substrates, and hexagonal boron nitride (hBN) substrates are reported as per the study. A bi-layer graphene sheet or graphene nanoribbon (GNR) is used to introduce the bandgap in a graphene FET due to which it becomes a suitable candidate for digital applications [3]. Initially, Novoselov et al. [4] extracted graphene from carbon and proposed that graphene could be the best possible metal for FET applications. In addition to the scalability to true nanometer sizes, graphene also offers linear current-voltage (I-V) characteristics, ballistic transport, and huge sustainable currents (9108 A/cm<sup>2</sup>). Graphene transistors show a rather modest on-off resistance ratio, which is a natural drawback of a material having zero bandgaps [4]

Schwierz [5] focused on graphene transistors' status, prospects, and problems. The author reported the classification and detailed analysis of various graphene transistors developed in recent years. The challenge of graphene FETs is the opening of the bandgap of the defined size and the reliable approach compatible with standard semiconductor processing steps. For logic operations, a bandgap of 0.4 eV or more will be required [5]. Marmolejo-Tejada et al. [6] presented a study of GNR based FETs. The authors concluded that GNR-FETs can be used for switching applications, and can offer a high I<sub>ON</sub>/I<sub>OFF</sub> ratio and the SS near its ideal value [6]. Chen et al. [7] proposed a simulation program with integrated circuit emphasis (SPICE) compatible model of MOS type GNR-FETs with doped reservoirs, currents, and charge models which closely match with numerical TCAD simulations. They observed that GNR-FETs are promising compared to silicon complementary metal oxide semiconductors (CMOS) since these devices have either lower power or lower delay. GNR-FETs are still promising candidates for low-power applications [7].

Chen et al. [8] proposed a bi-layer graphene-based electrostatically doped tunnel field effect transistor (BED-TFET), and studied the operation principle of the BED-TFET and its performance sensitivity to the device design parameters. Agarwal et al. [9] proposed a bi-layer graphene tunneling field effect transistor (BLG-TFET) suitable for digital CMOS logic circuits. A bandgap opening is induced in BLG using both top-bottom asymmetric chemical doping and vertical electric field. The proposed BLG-TFET shows better characteristics for ultralow-power applications, specifically in low to medium-speed applications [9]. Lv et al. [10] proposed segmented edge saturation (SES) as a novel method to design high-performance TFETs using smooth GNR. Both high on-to-off current ( $I_{ON}/I_{OFF}$ ) ratio and large  $I_{ON}$  are obtained [10].

Rassekh and Fathipour [11] reported a junctionless transistor (JLT) at 10 nm gate length, which is suitable for low power applications. The authors reported few parameters, i.e.,  $I_{ON}/I_{OFF}$  ratio =  $4.2 \times 10^4$ , threshold voltage ( $V_{th}$ ) = 327 mV, DIBL = 218 mV/V, SS = 109.9 mV/dec., and the comparison is carried out with silicon-on-insulator (SOI) fin-shaped field effect

transistors (FinFETs) [11]. Boukortt et al. [12] reported a SOI n-channel FinFET using the Silvaco tool at 8 nm gate length, and demonstrated the effects of gate work function on various parameters. The authors reported few parameters such as SS = 63.13 mV/dec,  $I_{ON}/I_{OFF}$  ratio = 10<sup>6</sup>, and DIBL = 85.30 mV/V [12]. Pravin et al. [13] demonstrated the effectiveness of using a high-k dielectric material. The authors used HfO<sub>2</sub> material as dielectrics instead of SiO<sub>2</sub>. These authors observed that DIBL is reduced by 61.5%, delay is reduced by 4%, and  $I_{ON}/I_{OFF}$  ratio is equal to 10<sup>9</sup>.[13]. Ning et al. [14] demonstrated a flexible FET using the chemical vapor deposition (CVD) technique. The proposed FET exhibits  $I_{ON}/I_{OFF}$  ratio = 400 on a bending surface [14].

He et al. [15] studied the temperature effect on graphene FETs for RF applications. The authors found that graphene FETs could be used up to 200 °C temperature using SiC substrates [15]. Tamersit and Djeffal [16] reported GNR-FETs using graded gate engineering. The implemented device shows considerable improvement in SS, voltage gain, and cutoff frequency as compared to normal GNR-FETs [16]. In another implementation, Tamersit [17] observed that in GNR-FETs, short channel parameters can be improved by using the junctionless and multigate technology. The author reported the improvement in SS, DIBL, and threshold voltage roll-off [17]. Radsar et al. [18] reported the performance improvement in GNR-FETs by changing the gate dielectrics with high dielectric coefficient material lanthanum aluminate. The authors observed the improvement in  $I_{ON}/I_{OFF}$  ratio, SS, and DIBL as compared to other dielectric materials [18].

Fahad et al. [19] solved analytical models from GNR-TFETs using Schrodinger equations. The designed form channel length is 20 nm. The authors found close agreement of  $I_{ON}/I_{OFF}$  ratio and SS with a numerical quantum simulation method [19]. The graphene and SiO<sub>2</sub> oxide interface can also degrade the performance of the device due to the mismatch of structure and tunneling of hot electrons into the oxide [20]. It leads to the degradation of drain current (I<sub>d</sub>) and V<sub>th</sub>. Hence, to improve these parameters, it is proposed that the use of HfO<sub>2</sub> having high-k could be a suitable material as an oxide [21]. For the fabrication of graphene layers on silicon substrates, a rapid CVD system is used. Using this system, a graphene layer having the thickness in 2 to 3 nm can be formed. This represents that the layer of graphene material on the silicon substrate offers the expected mobility for graphene channel FETs. The rapid CVD fabricated the graphene material to be used as channel material, which is equivalent to 1 nm atomic thick layer. With reference to this, in the proposed research work, the graphene material thickness is considered to be 1.5 to 2 nm [22].

# 3. Design Methodology

The  $I_d$  of conventional MOSFETs depends on various parameters. As per Eq. (1), it is observed that  $I_d$  is directly proportional to the mobility of electrons (µn) and applied drain-source voltage (V<sub>ds</sub>) for n-channel MOSFETs.  $I_d$  is inversely proportional to the channel length (L). When scaling of MOSFETs is carried out at that time, the channel length is reduced in nanometer size and V<sub>ds</sub> is also reduced. Due to the reduction in V<sub>ds</sub>, the overall power consumption of the device reduces, and  $I_d$  also degrades. Hence, to improve  $I_d$ , the mobility of electrons can be increased, but the mobility of silicon material is limited. To increase the mobility, a new promising material graphene is used in this design, which has a mobility of 30000 cm<sup>2</sup>/V.s. Due to the increase in mobility, the performance of the device can be improved.

The short channel parameter SS is directly proportional to depletion capacitance ( $C_d$ ) and inversely proportional to oxide capacitance ( $C_{ox}$ ) as per Eq. (2). To improve SS to its ideal value of 60 mV/dec.,  $C_{ox}$  can be reduced by changing the dielectric material used under the gate terminal. In this design, HfO<sub>2</sub>, the dielectric material is used to improve SS. The improvement in SS also improves the  $I_{ON}/I_{OFF}$  ratio of the device, which is an essential factor for the digital logic application of the device and low power consumption. DIBL is another short channel effect that depends on V<sub>ds</sub> and V<sub>th</sub> as per Eq. (3). DIBL can be controlled by improving V<sub>th</sub>, which again depends on channel materials and oxide materials. In this research work, the effect of graphene material as a channel is studied, and the simulation results are obtained using the Silvaco TCAD tool. The four designs are discussed in further sections.

$$I_d(lin) = \frac{\mu n.C_{ox}}{2} \cdot \frac{W}{L} \cdot [2(V_{gs} - Vt)V_{ds} - V_{ds}^2]$$
(1)

$$SS = 60(1 + \frac{C_d}{C_{ox}}) \tag{2}$$

$$DIBL = \frac{V_{th}^{dd} - V_{th}^{low}}{V_{dd}^{high} - V_{dd}^{low}}$$
(3)

# 4. Design of Device Having 100 nm Channel Length

#### 4.1. Design of silicon MOSFET with 100 nm channel length

The silicon channel MOSFET is designed by using the dimensions as per the standard examples from the Silvaco TCAD tool. Fig. 1 shows the designed structure of 100 nm channel length device. The total length of the device in x-direction is 500 nm and the height of the device in y-direction is 65 nm, thus a proper aspect ratio is maintained. The source terminal length in x-direction ranges from 0 nm to 200 nm, and the contact of source ranges from 0 nm to 100 nm, as shown in Fig. 1. The channel region ranges from 200 nm to 300 nm with a height of 15 nm. The drain region ranges from 300 nm to 500 nm, and the drain contact ranges from 400 nm to 500 nm in x-direction. A SiO<sub>2</sub> dielectric material is deposited with 2.5 nm thickness. It ranges from 175 nm to 325 nm over the channel region. A polysilicon contact of 2.5 nm thickness is used to apply gate voltage. The bulk starts from 20 nm to 65 nm in y-direction. The default body voltage is zero.



Fig. 1 Silicon channel MOSFET with 100 nm channel length

## 4.2. Simulation results of 100 nm MOSFET

The designed 100 nm MOSFET is simulated, and various parameters are extracted. Initially, the drain current to gate-source voltage ( $I_d$ - $V_{gs}$ ) characteristic is plotted.  $V_{th}$  is extracted from this plot, the observed value is  $V_{th} = 0.303V$ . For DIBL extraction, the device is simulated for two different drain-drain voltage ( $V_{dd}$ ), i.e.,  $V_{dd}(min) = 0.1$  V and  $V_{dd}(max) = 1$  V. The obtained DIBL value is 0.0279 mV/V. The SS value, which decides the speed of the device, is observed to be 79.72 mV/dec (near its ideal value of 60 mV/dec).  $I_{ON}/I_{OFF}$  ratio is obtained by finding the values of  $I_{ON}$  at  $V_{dd} = 1$  V and  $I_{OFF}$  at  $V_{dd} = 0$  V. The ratio observed is 1.73e<sup>10</sup>, which is higher enough to switch off the device and for low leakage current. Fig. 2 shows the  $I_d$ - $V_{gs}$  characteristics.

Fig. 3 shows the  $I_d$ - $V_{ds}$  characteristics to plot and find the saturation slope. The three curves for three different gate voltages are plotted:  $V_{gs1} = 0.3 \text{ V}$ ,  $V_{gs2} = 0.6 \text{ V}$ , and  $V_{gs3} = 1 \text{ V}$ . The observed saturation slope value is 2.78e-05. From the characteristics, it is observed that the device offers a very low  $I_d$  for  $V_{gs1} = 0.3 \text{ V}$  and  $V_{gs2} = 0.6 \text{ V}$ , and offers sufficient  $I_d$  for  $V_{gs3} = 1 \text{ V}$ .



Fig. 2 I<sub>d</sub>-V<sub>gs</sub> characteristics of Si-channel MOSFET (100 nm)



Fig. 3  $I_d$ - $V_{ds}$  with three values of  $V_{gs}$  and y-axis with log scale

## 4.3. Design of graphene FET with 100 nm channel length

The graphene material is not directly available in the Silvaco TCAD tool for simulation purposes. Hence, the design of the graphene channel FET is implemented using the Silvaco TCAD tool by adding graphene as a user-defined material. Graphene is an extract of carbon having very high carrier mobility and a 2-D structure. To implement graphene FET using Silvaco TCAD, one major issue is that graphene needs to be directly available in the tool. Hence, the user needs to define a user-defined material by changing the properties of the existing material. In the Silvaco tool, various materials are available which can be used as an alternative of graphene. One attempt has been reported by Mobarakeh et al. [23]. A 3C-SiC material is used as a graphene channel. Another design using the Silvaco TCAD user-defined material is demonstrated by Kuang et al. [24]. In Silvaco TCAD, three materials have the properties which are close to that of graphene material, as shown in Table 1. In this work, InSb is used as a base material because it has low energy bandgap and higher electron and hole mobility, which is the closest to the properties of graphene material.

Material	Eg (eV)	Mun (cm <sup>2</sup> /V.s)	Mup (cm <sup>2</sup> /V.s)	Nc (per CC)	Nv (per CC)	ni (per CC)	Vsatn (cm/s)	Vsatp (cm/s)
3C-SiC	2.2	1000	50	6.59e+18	1.68e+18	1.1	2.00e+7	1.00e+6
InSb	0.17	78000	750	4.16e+16	6.35e+18	1.92e+16	1.00e+6	1.00e+6
InAs	0.35	33000	460	9.33e+16	8.12e+18	9.99e+14	1.00e+6	1.00e+6

Table 1 Different material parameters which are close to graphene material [25]

Note: Eg is energy bandgap; Mun is the mobility of electronics; Mup is the mobility of holes; Nc is the effective density of state (conduction band); CC is cubic per centimeter; Nv is the effective density of state in valence band; ni is intrinsic carrier concentration; Vsatn is the saturation velocity of electrons; Vsatp is the saturation velocity of holes.

As per the syntax of user-defined materials, the following statement is included in the code. This statement includes the properties of the user-defined graphene material: "material material = Graphene Eg300 = 0.7 affinity = 4.07 mun = 30000 mup = 30000 Nc300 = 4.16e16 Nv300 = 6.35e18 index.file = graphene.nkuser.group = semiconductor user.default = InSb".

In this statement, a .nk file for graphene material is formed by preparing a table of 499 entries of wavelength and its corresponding refractive index. As demonstrated by Weber [26], the energy bandgap for this simulation is considered 0.7 eV. From these different experiments carried out by Han et al. [27] and Chen et al. [28], it is observed that in GNR, if the ribbon width is reduced below 20 nm, then a sufficient energy bandgap can be achieved, and hence the nanoribbon device can be used as the switching device.

#### 4.4. Defining graphene structure

Fig. 4 shows the original structure of 100 nm silicon MOSFET, which is modified to form the graphene FET. All dimensions are as per the silicon 100 nm design; only the channel material from 200 nm to 300 nm in x-direction and the one from 5 nm to 20 nm in y-direction are replaced with the user-defined graphene material. Fig. 5 shows the I<sub>d</sub>-V<sub>gs</sub> curve by varying the V<sub>gs</sub> values from 0 V to 1 V with a step of 0.1 V. It has a close agreement with conventional MOSFETs. Fig. 6 shows the family of  $I_d$ - $V_{ds}$  curve for three different gate voltages, i.e.,  $V_{gs1} = 0.3 \text{ V}$ ,  $V_{gs2} = 0.6 \text{ V}$ , and  $V_{gs3} = 1 \text{ V}$ . This curve shows that the graphene FET enters into the saturation region and works like a normal silicon MOSFET.



Fig. 4 Structure of 100 nm graphene channel FET

Fig. 5  $I_d$ - $V_{gs}$  curve for 100 nm graphene channel FET



Fig. 6 I<sub>d</sub>-V<sub>ds</sub> characteristics for three gate voltages

# 5. Design of Device Having 20 nm Channel Length

## 5.1. Design of graphene FET with 20 nm channel length

The graphene channel MOSFET is designed. As shown in Fig. 7, the original 100 nm device is scaled down to 20 nm device by keeping the aspect ratio. The total length of the device in x-direction is 100 nm and the height of the device in y-direction is 13 nm, thus a proper aspect ratio is maintained. The source terminal length in x-direction ranges from 0 to 40 nm and the contact of the source ranges from 0 to 20 nm. The channel region is formed between 40 nm to 50 nm in x-direction with a height of 20 nm in y-direction. The drain region starts from 60 nm and ends at 100 nm, and the drain contact starts from 80 nm to 100 nm in x-direction. HfO<sub>2</sub> dielectric material is deposited with 2 nm thickness; it ranges from 37.5 nm to 62.5 nm over the channel region. The contact of 2 nm thickness is used to apply gate voltage. The bulk starts from 4 nm to 13nm in y-direction. The default body voltage is zero. Fig. 8 shows  $I_d$ - $V_{gs}$  characteristics of the graphene FET for  $V_{ds} = 0.8$  V, and Fig. 9 shows  $I_d$ - $V_{ds}$  characteristics for three different gate voltages, i.e.,  $V_{gs1} = 0.3 V$ ,  $V_{gs2} = 0.6 V$ , and  $V_{gs3} = 0.8 V$ . The device offers more I<sub>d</sub> for  $V_{gs} = 0.8 V$ .



Fig. 9  $I_d$ - $V_{ds}$  curve for three different values of  $V_{gs}$ 

## 5.2. Design of 20 nm silicon channel MOSFET

The implementation of a 20 nm silicon channel MOSFET is designed and simulated to compare to the results with the 20 nm graphene channel FET. The structure is shown in Fig. 10. The channel is replaced with silicon material and HfO<sub>2</sub> is used as the dielectric. In the  $I_d$ - $V_{gs}$  characteristics for  $V_{ds} = 0.8V$ ,  $I_d$  increases linearly with an increase in  $V_{gs}$  after  $V_{th}$ . In the  $I_d$ - $V_{ds}$  curve for  $V_{gs1} = 0.3 V$ ,  $V_{gs2} = 0.6 V$ , and  $V_{gs3} = 0.8 V$ , the small geometry silicon device enters into the saturation region after a pinch-off point. The characteristics of the 20 nm silicon channel MOSFET are embedded with the 20 nm graphene FET design in the result section.



Fig. 10 Structure of 20 nm silicon channel FET

## 6. Results and Discussion

## 6.1. Discussion of 100 nm channel length design

т

The simulation of both the silicon channel and graphene channel FETs is carried out. For the supply voltage of 1 V, it is observed that the graphene FET shows SS = 68.45 mV/dec. and the silicon FET shows SS = 79.6 mV/dec. The SS of graphene FET is close to the ideal value of 60 mV/dec. Hence, it is a suitable candidate for low-power applications. Another short channel parameter DIBL is also reduced to a value of 202 mV/V in the graphene FET as compared to 279 mV/V in the Si-MOSFET, which is better for stable operation of the device. The I<sub>ON</sub>/I<sub>OFF</sub> ratio of graphene FET is observed equal to 55962, which is still less than that of silicon MOSFET, so it needs to be improved further. The I<sub>d</sub>(max) of silicon MOSFET is more than that of graphene FET. Table 2 shows a comparison of all parameters.

In the graphene FET design, by changing gate dielectric material from  $SiO_2$  to  $HfO_2$ , the improvement in parameters is observed. Fig. 11 shows overlay characteristics of both FETs. From the characteristics, it is observed that the Si-MOSFET offers more current for different gate voltages; hence, further scaling of these two devices is carried out and a 20 nm FET is designed to observe and improve short channel effects. From Table 2, it is observed that graphene material can be used as a channel material to replace silicon because the behavior of the graphene FET is found to be identical to conventional MOSFETs. The  $I_d$  of silicon FET is more than that of graphene FET due to the large channel length and sufficient bandgap of silicon material.

The SS in graphene FET for HfO<sub>2</sub> dielectric material is observed to be 68.45 mV/decade. It is due to an increase in  $C_{ox}$ , which depends on dielectric material and oxide thickness ( $t_{ox}$ ). As the dielectric constant of HfO<sub>2</sub> is high and  $t_{ox}$  is only 2.5 nm which is low, the  $C_{ox}$  value increases. As per Eq. (2), SS depends on  $C_{ox}$ . The SS decreases due to an increase in the  $C_{ox}$  value. This decrease in SS is close to the ideal value of SS. The  $I_{ON}/I_{OFF}$  ratio is still more in the silicon FET due to the high  $I_{ON}$  caused by the sufficient bandgap available in silicon material. The DIBL is reduced in the graphene FET due to more control of gate voltage on channel carriers because of better conductivity of graphene material and high-k gate dielectric material.



Fig. 11 Overlay characteristics of 100 nm Si-MOSFET and graphene FET

Tuble 2 comparison of smeon and graphene channel woost 215 at 100 mm gate length										
Device/parameter	Si-MOSFET	Graphene FET (with SiO <sub>2</sub> )	Graphene FET (with HfO <sub>2</sub> )							
Channel length (nm)	100	100	100							
V <sub>dd</sub> (max) (V)	1	1	1							
Electron mobility (cm <sup>2</sup> /V.s)	1000	30000	30000							
Hole mobility (cm <sup>2</sup> /V.s)	500	30000	30000							
Bandgap (eV)	1.08	0.7	0.7							
Channel material	Silicon	Graphene	Graphene							
Gate dielectric material	SiO <sub>2</sub>	SiO <sub>2</sub>	HfO <sub>2</sub>							
V <sub>th</sub> (V)	0.303	0.322	0.357							
Subthreshold swing (mV/dec)	79.6	93.0	68.45							
$I_d(max) (A/\mu m)$	0.000122	2.18e-08	1.69e-6							
$I_{ON}/I_{OFF}$	1.73e10	984.21	55962.56							
DIBL (mV/V)	279	202	202							

al	bl	e í	2	C	omr	oari	son	of	sili	con	and	gra	phene	channe	1 M	105	SFE	Ts	at	100	nm	gate	leng	rtl
				_	r																	0		<u></u> د

## 6.2. Discussion of 20 nm channel length design

The implemented graphene channel FET and silicon channel FET at 20 nm channel length are compared as shown in Table 3. It is observed that the graphene FET offers  $V_{th} = 0.040$  V, and silicon MOSFET offers  $V_{th} = 0.021$  V. The observed SS is 114 mV/dec in the graphene FET and 115 mV/dec in the silicon MOSFET. These values need further improvement. The I<sub>d</sub> value is more in the graphene FET for  $V_{ds} = 0.8$  V, as compared to the silicon MOSFET. The observed I<sub>ON</sub>/I<sub>OFF</sub> ratio is 14379, which shows the improvement in the graphene FET, so it is suitable for low power applications. The observed DIBL in the graphene FET is 123 mV/V, which is less than that of the silicon channel MOSFET. The current work is also compared with the already published work, and it can be seen that the graphene FET shows the improvement in I<sub>d</sub>(max) due to the high mobility of graphene material and DIBL parameters.

Fig. 12 shows the comparison curve of  $I_d$ - $V_{gs}$  for  $V_{ds} = 0.8$  V. It is observed that the graphene FET offers a high  $I_d$  value for the same voltage of  $V_{ds}$  as compared to the silicon MOSFET. Fig. 13 shows the combined curve of  $I_d$ - $V_{ds}$  for three different gate voltages. The comparison shows that the graphene FET offers more  $I_d$  than the silicon MOSFET, which is a benefit for the high-speed operation of the device. As per Table 3, the  $I_d(max)$  is the highest as compared to others due to the excellent electrical conductivity of graphene material and higher mobility. However, due to this, there is an increase in SS, which is still lower than that of the silicon FET. The  $I_d$  of the silicon FET decreases due to short channel effects. The  $I_{ON}/I_{OFF}$  ratio of the graphene FET increases due to the low leakage in graphene material in "off" conditions. The high value of  $I_{ON}$  also contributes to the increase of this ratio. The DIBL parameter of the graphene FET is also lower than that of the Si-MOSFET due to the better control of gate voltage on the channel in the short device. The  $I_d$  of the graphene FET is the highest among all published results shown in Table 3 due to the higher mobility of graphene material. SS, DIBL, and  $I_{ON}/I_{OFF}$  ratio needs to be further improved for low power applications.

Table 3 Comparison of the parameters in graphene and silicon MOSFETs

		U U	1			
Device	Si-MOSFET (this work)	Graphene FET (this work)	SOI-JLT [11]	FinFET [12]	GNR-TFET [19]	
Channel length (nm)	20	20	10	8	20	
V <sub>dd</sub> (max) (V)	0.8	0.8	0.8	0.9	0.1	
Electron mobility (cm <sup>2</sup> /V.s)	1000	30000	1000	1000	Not mentioned	
Hole mobility (cm <sup>2</sup> /V.s)	500	30000	500	500	Not mentioned	
Bandgap (eV)	1.08	0.7	1.08	1.08	0.289	
Base material	Silicon	User-defined graphene	Silicon	Silicon	Graphene	
Gate dielectric material	HfO <sub>2</sub>	HfO <sub>2</sub>	HfO <sub>2</sub>	SiO <sub>2</sub>	SiO <sub>2</sub>	
$V_{th}(V)$	0.0218	0.040	0.327	-	-	
Subthreshold swing (mV/dec.)	115	114	109.9	63.13	27.4	
$I_d(max) (A/\mu m)$	0.0027	0.00638	$330  imes 10^{-6}$	0.00001	$4.4 imes10^{-6}$	
I <sub>ON</sub> /I <sub>OFF</sub>	6401	14379	420000	10 <sup>6</sup>	116	
DIBL (mV/V)	129	123	218	85	-	



Fig. 12 Comparison curve of  $I_d$ - $V_{gs}$  for  $V_{ds} = 0.8$  V



Fig. 13 Combined curve of I<sub>d</sub>-V<sub>ds</sub> for three different gate voltages

# 7. Conclusions

The Silvaco TCAD tool does not have an inbuilt graphene material; hence, a user-defined graphene material is added in this study. This material is formed by using the parameters of the existing materials, which are close to that of graphene, and the simulation is carried out. The first graphene channel FET with 100 nm channel length is implemented using HfO<sub>2</sub> material as the dielectric under gate terminal, and compared with another implementation of 100 nm silicon channel FET. The results are in good agreement with each other. The high dielectric material HfO<sub>2</sub> offers less leakage current; hence, it improves the  $I_{ON}/I_{OFF}$  ratio of the device. The graphene FET has improved SS and DIBL parameters. To study the short channel effects, further scaling of the graphene FET is carried out to the 20 nm channel length. This small channel device also shows the improvement in DIBL, SS, and  $I_d(max)$  over the 20 nm silicon FET and other published results. The saturation curves of the both are plotted and compared, and it is observed that the graphene FET provides more  $I_d$  as compared to the silicon MOSFET. As a high  $I_{ON}/I_{OFF}$  ratio is observed, it is concluded that the graphene channel FET can be a perfect replacement for a conventional silicon MOSFET at a small channel length for low power and high-speed applications. Further improvement of the implemented FET using the user-defined graphene material could be achieved by using a double gate structure.

# **Conflicts of Interest**

The authors declare no conflict of interest.

## References

 The International Technology Roadmap for Semiconductors, "International Technology Roadmap for Semiconductors 2.0, 2015 Edition, Beyond C-MOS,"

https://www.semiconductors.org/wp-content/uploads/2018/06/6\_2015-ITRS-2.0-Beyond-CMOS.pdf, 2015.

- [2] V. Tayade and S. Lanudkar, "A Review of Emerging Devices Beyond MOSFET for High Performance Computing," International Conference on Emerging Smart Computing and Informatics, pp. 34-38, March 2020.
- [3] I. Meric, C. R. Dean, N. Petrone, L. Wang, J. Hone, P. Kim, et al., "Graphene Field-Effect Transistors Based on Boron-Nitride Dielectrics," Proceedings of the IEEE, vol. 101, no. 7, pp. 1609-1619, July 2013.
- [4] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. E. Jiang, Y. Zhang, S. V. Dubonos, et al., "Electric Field Effect in Atomically Thin Carbon Films," Science, vol. 306, no. 5696, pp. 666-669, October 2004.
- [5] F. Schwierz, "Graphene Transistors: Status, Prospects, and Problems," Proceedings of the IEEE, vol. 101, no. 7, pp. 1567-1584, July 2013.
- [6] J. M. Marmolejo-Tejada and J. Velasco-Medina, "Review on Graphene Nanoribbon Devices for Logic Applications," Microelectronics Journal, vol. 48, pp. 18-38, February 2016.
- [7] Y. Y. Chen, A. Sangai, A. Rogachev, M. Gholipour, G. Iannaccone, G. Fiori, et al., "A SPICE-Compatible Model of MOS-Type Graphene Nano-Ribbon Field-Effect Transistors Enabling Gate- and Circuit-Level Delay and Power Analysis under Process Variation," IEEE Transactionsons on Nanotechnology, vol. 14, no. 6, pp. 1068-1082, November 2015.

- [8] F. W. Chen, H. Ilatikhameneh, G. Klimeck, Z. Chen, and R. Rahman, "Configurable Electrostatically Doped High-Performance Bilayer Graphene Tunnel FET," IEEE Journal of Electron Devices Society, vol. 4, no. 3, pp. 124-128, May 2016.
- [9] T. K. Agarwal, A. Nourbakhsh, P. Raghavan, I. Radu, S. De Gendt, M. Heyns, et al., "Bilayer Graphene Tunneling FET for Sub-0.2 V Digital CMOS Logic Applications," IEEE Electron Device Letters, vol. 35, no. 12, pp. 1308-1310, December 2014.
- [10] Y. Lv, W. Qin, Q. Huang, S. Chang, H. Wang, and J. He, "Graphene Nanoribbon Tunnel Field-Effect Transistor via Segmented Edge Saturation," IEEE Transactions on Electron Devices, vol. 64, no. 6, pp. 2694-2701, June 2017.
- [11] A. Rassekh and M. Fathipour, "A Single-Gate SOI Nanosheet Junctionless Transistor at 10-nm Gate Length: Design Guidelines and Comparison with the Conventional SOI FinFET," Journal of Computational Electronics, vol. 19, no. 2, pp. 631-639, June 2020.
- [12] N. E. I. Boukortt, B. Hadri, A. Caddemi, G. Crupi, and S. Patanè, "3-D Simulation of Nanoscale SOI n-FinFET at a Gate Length of 8 nm Using ATLAS SILVACO," Transactions on Electrical and Electronic Materials, vol. 16, no. 3, pp. 156-161, 2015.
- [13] J. C. Pravin, D. Nirmal, P. Prajoon, and J. Ajayan, "Implementation of Nanoscale Circuits Using Dual Metal Gate Engineered Nanowire MOSFET with High-k Dielectrics for Low Power Applications," Physica E: Low-Dimensional Systems and Nanostructures, vol. 83, pp. 95-100, September 2016.
- [14] J. Ning, Y. Wang, X. Feng, B. Wang, J. Dong, D. Wang, et al., "Flexible Field-Effect Transistors with a High On/Off Current Ratio Based on Large-Area Single-Crystal Graphene," Carbon, vol. 163, pp. 417-424, August 2020.
- [15] Z. He, C. Yu, Q. Liu, X. Song, X. Gao, J. Guo, et al., "High Temperature RF Performances of Epitaxial Bilayer Graphene Field-Effect Transistors on SiC Substrate," Carbon, vol. 164, pp. 435-441, August 2020.
- [16] K. Tamersit and F. Djeffal, "Boosting the Performance of a Nanoscale Graphene Nanoribbon Field-Effect Transistor Using Graded Gate Engineering," Journal of Computational Electronics, vol. 17, no. 3, pp. 1276-1284, September 2018.
- [17] K. Tamersit, "A Computational Study of Short-Channel Effects in Double-Gate Junctionless Graphene Nanoribbon Field-Effect Transistors," Journal of Computational Electronics, vol. 18, no. 4, pp. 1214-1221, December 2019.
- [18] T. Radsar, H. Khalesi, and V. Ghods, "Improving the Performance of Graphene Nanoribbon Field-Effect Transistors by Using Lanthanum Aluminate as the Gate Dielectric," Journal of Computational Electronics, vol. 19, no. 4, pp. 1507-1515, December 2020.
- [19] M. S. Fahad, A. Srivastava, A. K. Sharma, and C. Mayberry, "Analytical Current Transport Modeling of Graphene Nanoribbon Tunnel Field-Effect Transistors for Digital Circuit Design," IEEE Transactions on Nanotechnology, vol. 15, no. 1, pp. 39-50, January 2016.
- [20] F. Djeffal, T. Bentrcia, M. A. Abdi, and T. Bendib, "Drain Current Model for Undoped Gate Stack Double Gate (GSDG) MOSFETs Including the Hot-Carrier Degradation Effects," Microelectronics Reliability, vol. 51, no. 3, pp. 550-555, March 2011.
- [21] M. A. Abdi, F. Djeffal, Z. Dibi, and D. Arar, "A Two-Dimensional Analytical Subthreshold Behavior Analysis Including Hot-Carrier Effect for Nanoscale Gate Stack Gate All Around (GASGAA) MOSFETs," Journal of Computational Electronics, vol. 10, no. 1-2, pp. 179-185, June 2011.
- [22] X. Ma, W. Gu, J. Shen, and Y. Tang, "Investigation of Electronic Properties of Graphene/Si Field-Effect Transistor," Nanoscale Research Letters, vol. 7, no. 1, 677, December 2012.
- [23] M. S. Mobarakeh, N. Moezi, M. Vali, and D. Dideban, "A Novel Graphene Tunneling Field Effect Transistor (GTFET) Using Bandgap Engineering," Superlattices and Microstructures, vol. 100, pp. 1221-1229, December 2016.
- [24] Y. Kuang, Y. Liu, Y. Ma, J. Xu, X. Yang, X. Hong, et al., "Modeling and Design of Graphene GaAs Junction Solar Cell," Advances in Condensed Matter of Physics, vol. 2015, 326384, 2015.
- [25] SILVACO International, "ATLAS User's Manual, Device Simulation Software, Volume I," http://statistics.roma2.infn.it/~messi/SIC/sic\_21-01-04/atlas98-v1\_users.pdf, November 1998.
- [26] O. Weber, "FDSOI vs FinFET: Differentiating Device Features for Ultra Low Power & IoT Applications," IEEE International Conference on IC Design and Technology, pp. 1-3, May 2017.
- [27] M. Y. Han, B. Ö zyilmaz, Y. Zhang, and P. Kim, "Energy Band-Gap Engineering of Graphene Nanoribbons," Physical Review Letter, vol. 98, no. 20, 206805, May 2007.
- [28] Z. Chen, Y. M. Lin, M. J. Rooks, and P. Avouris, "Graphene Nano-Ribbon Electronics," Physica E: Low-Dimensional Systems and Nanostructures, vol. 40, no. 2, pp. 228-232, December 2007.



Copyright<sup>®</sup> by the authors. Licensee TAETI, Taiwan. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY-NC) license (https://creativecommons.org/licenses/by-nc/4.0/).