DV-EXCCCII Based Resistor-Less Current-Mode Universal Biquadratic Filter

Priyanka Singh^{*}, Rajendra Kumar Nagaria

Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology Allahabad, India Received 20 January 2022; received in revised form 08 March 2022; accepted 16 March 2022 DOI: https://doi.org/10.46604/aiti.2023.9283

Abstract

This study aims to present a new resistor-less current-mode multi-input single-output universal filter. The current-mode's design approach is used to obtain the proposed circuit. This circuit employs a single differential voltage extra-X current controlled current conveyor (DV-EXCCCII) and two grounded capacitors. This multifunction filter circuit offers low-pass, high-pass, all-pass, band-pass, and band-reject filters at a single output terminal without passive component matching constraints. The same circuit topology can obtain all second-order filter functions with different input conditions. The proposed circuit design is electronically adjustable with the bias current of DV-EXCCCII. Because of its high output impedance, this arrangement is suitable for cascading other current-mode circuits. The proposed circuit is simulated by Cadence Spectre with 0.18 μ m UMC CMOS technology process parameters at ± 0.9 V supply voltages. The simulation results agree well with the theoretical concept of the proposed circuit.

Keywords: biquad filter, DV-EXCCCII, electronically tunable, analog building block, current-mode filter

1. Introduction

Analog filters are essential building blocks in several applications such as communication systems, analog signal processing, instrumentation systems, control engineering, signal generator, etc. Analog filters eliminate undesired signals from the desired ones by allowing signals to pass at specific frequencies. Analog filters may operate in multiple modes in integrated circuits, such as voltage, current, trans-admittance, and trans-impedance [1]. Recently, there has been a growing trend in designing circuits using current-mode (CM) blocks. These circuits have numerous beneficial features, such as a high slew rate, higher linearity, good frequency performance, higher dynamic range, simple circuit design, and low voltage operation. Over the period, several current-mode active blocks evolved [2-24]. Some of the most important active blocks in the literature are CCII [2], CCCII [3-4], DVCC [5-6], OFCC [7-8], CDTA [9], MOCCII [10-11], VDTA [12], ICCII [13], CFTA [15], VDCC [16], ZC-CFTA [17], DOCCII [18], MOCCA [19], MO-CCCA [20], CCCCTA [21], DDCC [22], EX-CCCII [23], DV-EXCCCII [24], LT1228 [25], FTFNTA [26], DXCCTA [27], FDCCII [14, 28], and many more.

Various current-mode and voltage-mode filters using these active elements are available in the open literature. The CM filters employing DVCC are presented in [5-6]. The filter shown in [5] uses two DVCCs, one floating, and four grounded passive components, whereas the filter proposed in [6] employs three DVCCs and five grounded passive components. The use of more passive components increases circuit complexity. The electronically tunable filters with three OFCCs and more passive elements are presented in [7-8]. Two CDTAs and one current amplifier-based electronically tunable filter are presented

^{*} Corresponding author. E-mail address: priyankasingh@mnnit.ac.in Tel.: +917839176964

in [9]. This filter has high output impedance and uses two grounded capacitors. The filters employing three multi-output CCIIs are given in [10-11]. These filters are not electronically tunable. Filters based on a single active element are described in [12, 14, 16, 22], whereas filters described in [13, 15, 17-21] use more analog blocks.

An electronically tunable active element with an extra input current terminal is proposed later, and its first-order filter application is represented in [23]. A novel electronically tunable analog block with a differential input stage and an extra input current terminal is proposed in [24]. This active element has a wide application because it exhibits the properties of both DVCC and EX-CCCII. A filter proposed in [24] uses a single DV-EXCCCII and is electronically tunable. The voltage-mode filter presented in [25] employs two LT1228s, four resistors, and two capacitors. The use of more passive elements increases the area of the circuit. Due to the reduction in the supply voltages, low voltage headroom is available in modern integration technologies. So, the voltage-mode filters suffer from low dynamic range and output swing limitation. Therefore, the current-mode filters are preferred over the voltage-mode filters.

This study describes a novel CM filter design which employs one DV-EXCCCII and two capacitors. The proposed structure is resistor-less, and the capacitors employed in this structure are grounded, so it is preferable for IC implementation. Due to its high output impedance, the proposed circuit can cascade the other current mode circuits. Due to the bias current of DV-EXCCCII, the proposed filter is electronically tunable. Furthermore, the proposed filter does not need passive components matching conditions for the filter realization. The proposed structure can achieve all fundamental functions of a second-order filter, i.e., a low-pass filter (LPF), a high-pass filter (HPF), an all-pass filter (APF), a band-pass filter (BPF), and a band-reject filter (BRF). Although the proposed circuit can also be designed using EX-CCCII, this study focuses on a filter circuit with a more generalized active element. As a result, a filter circuit is proposed using DV-EXCCCII.

The remnant of this study is structured as follows: Section 2 presents the basic concept of DV-EXCCCII. Section 3 shows a detailed analysis of the proposed filter structure. This section also investigates the non-ideal effect of DV-EXCCCII on the proposed circuit. Section 4 compares the derived filter with previously available CM filters, whereas Section 5 provides the simulation results. Section 6 presents the practical implementation of DV-EXCCCII, while Section 7 presents various conclusion remarks.

2. Basic Concept of DV-EXCCCII

The DV-EXCCCII [24] combines the merits of DVCC and EX-CCCII which is already reported in the literature. The DVCC is a modified version of the current conveyor with a differential input stage. At the same time, the EXCCCII is a variant of the current-controlled current conveyor with an extra-X terminal. The DV-EXCCCII uses these two analog blocks with a differential input stage and an extra current terminal. The DV-EXCCCII is an analog building block that can implement various current-mode and voltage-mode circuits.

Fig. 1 shows the symbol of DV-EXCCCII, and Fig. 2 shows its internal CMOS representation. The relationship between the input and output terminal of DV-EXCCCII is given by the matrix below,

I_{Y1}		0	0	0	0	0	0	V_{Y1}
I _{Y2}		0	0	0	0	0	0	V _{Y2}
		1	-1	R_{X1}	0	0	0	I_{X1}
V_{X2}	-	1	-1	0	R_{X2}	0	0	I_{X2}
$I_{Z1\pm}$		0	0	± 1	0	0	0	V _{Z1}
$I_{Z2\pm}$		0	0	0	±1	0	0	V_{Z2}

The RX1 and RX2 are internal resistances at input terminals X1 and X2, respectively. The value of these internal resistances is,

(1)

$$R_{x1} = R_{x2} = R_x = \frac{1}{\sqrt{8\mu C_{0x} \left(\frac{W}{L}\right)I_o}}$$
(2)

Here μ is the mobility, C_{ox} is oxide capacitance, W/L is the aspect ratio, and I_0 is the bias current of an active block. The internal resistances R_{X1} and R_{X2} are used instead of external resistance, making the overall circuit implementation suitable for IC implementation. We can notice from the above expression that if the aspect ratios of transistors M2 and M3 are the same and M5 and M6 are the same, then intrinsic resistance at both current terminals will also be equal. Transistors M21, M22, M23, and M24 generate a differential voltage ($V_{Y1}-V_{Y2}$) at the input current terminal (X1, X2). All Z terminals used here are high output impedance terminals. This current-mode block has internal bias current I_0 , due to which DV-EXCCCII offers electronic tunability. The positive sign of the Z terminal indicates that the currents flowing through terminal X and terminal Z are in the same phase. However, a negative symbol means that the current through the Z terminal is out of phase from the current flowing through the X terminal.



Fig. 1 Symbolic representation of DV-EXCCCII



3. Proposed Universal Filter

3.1. Circuit analysis

A single DV-EXCCCII based proposed filter, displayed in Fig. 3, can produce all five fundamental filters utilizing appropriate input combinations. This circuit can give the output current as,

$$I_{out} = \frac{I_3(1 + R_{X2}C_1s + R_{X1}R_{X2}C_1C_2s^2) - I_2R_{X1}C_1s + I_1}{1 + R_{X2}C_1s + R_{X1}R_{X2}C_1C_2s^2}$$
(3)

The intrinsic resistance at terminals X1 and X2 can be equal by matching the transistors M2, M3, M5, and M6, i.e., $R_{X1} = R_{X2} = R_X$. The proposed circuit uses the following input combinations:

- (1) For LPF, response, $I_2 = I_3 = 0$ and $I_1 = I_{in}$ are taken.
- (2) For HPF, $I_2 = I_3 = I_{in}$ and $I_1 = -I_{in}$ are taken.
- (3) For APF, $I_2 = 2I_{in}$, $I_1 = 0$, and $I_3 = I_{in}$ are chosen.
- (4) For BPF, $I_2 = I_{in}$ and $I_1 = I_3 = 0$ are chosen.
- (5) For BRF, $I_2 = I_3 = I_{in}$ and $I_1 = 0$ are taken.



Fig. 3 Proposed biquadratic filter configuration

The characteristic equation (D(s)) of the proposed circuit is,

$$D(s) = R_{X1}R_{X2}C_1C_2s^2 + R_{X2}C_1s + 1$$
(4)

The angular frequency (ω_0), bandwidth (*BW*), and quality factor (*Q*) of the proposed filter are,

$$\omega_0 = \frac{1}{\sqrt{R_{X1}R_{X2}C_1C_2}} \tag{5}$$

$$BW = \frac{1}{R_{X1}C_2} \tag{6}$$

$$Q = \sqrt{\frac{R_{X1}C_2}{R_{X2}C_1}}$$
(7)

Taking $R_{X1} = R_{X2} = R_X$, it yields

$$\omega_0 = \frac{1}{R_x \sqrt{C_1 C_2}} \tag{8}$$

$$BW = \frac{1}{R_x C_2} \tag{9}$$

$$Q = \sqrt{\frac{C_2}{C_1}} \tag{10}$$

Eqs. (8)-(10) show that ω_0 depends on the bias current, so the pole frequency can be adjusted by tuning I₀. Whereas Q does not depend on I₀, the change in the bias current would not affect the value of Q. Therefore, ω_0 and Q can be modified independently. The sensitivities due to passive components and intrinsic resistances are evaluated and given as,

$$S_{C_1}^{\omega_0} = S_{C_2}^{\omega_0} = S_{R_{X_1}}^{\omega_0} = S_{R_{X_2}}^{\omega_0} = -\frac{1}{2}$$
(11)

$$S_{R_{\chi_1}}^{\mathcal{Q}} = S_{C_2}^{\mathcal{Q}} = -S_{R_{\chi_2}}^{\mathcal{Q}} = -S_{C_1}^{\mathcal{Q}} = \frac{1}{2}$$
(12)

$$S_{R_{\chi_1}}^{BW} = S_{C_2}^{BW} = -1; S_{R_{\chi_2}}^{BW} = S_{C_1}^{BW} = 0$$
(13)

Eqs. (11)-(13) show that the sensitivities due to passive components and internal resistances are low.

3.2. Non-ideal DV-EXCCCII

This section shows the influence of current and voltage gain errors in the response of the reported filter circuit. Considering non-ideal DV-EXCCCII, its port relationship is,

Here, β_{11} and β_{12} are non-ideal voltage transfer gain coefficients from terminals Y1 and Y2 to X1, respectively. Similarly, β_{21} and β_{22} are voltage transfer gain coefficients from Y1 and Y2 to the X2 terminal. Whereas α_{1+} and α_{1-} are non-ideal current transfer gain coefficients from X1 to Z1+ and Z1- terminals. Similarly, α_{2+} and α_{2-} are coefficients from X2 to Z2+ and Z2- terminals, respectively.

As explained earlier, all α coefficients are non-ideal current gain between Z and X terminals, whereas all β coefficients are non-ideal voltage gain between X and Y terminals. The value of α and β [29] are,

$$\alpha(s) = \frac{\alpha_0}{1 + \tau_{\alpha} s} \tag{15}$$

$$\beta(s) = \frac{\beta_0}{1 + \tau_\beta s} \tag{16}$$

where $\tau_{\beta} = \frac{1}{\omega_{\beta}}$ and $\tau_{\alpha} = \frac{1}{\omega_{\alpha}}$. Here ω_{α} and ω_{β} are angular pole frequencies. The DC voltage gain β_0 and current gain α_0 are ideal unity, the voltage tracking error ε_{β} and current tracking error ε_{α} , as shown below, define the DC voltage and current gain.

$$\beta_0 = 1 + \varepsilon_\beta \tag{17}$$

$$\alpha_0 = 1 + \varepsilon_\alpha \tag{18}$$

These tracking errors are, $|\varepsilon_{\beta}| \ll 1$, $|\varepsilon_{\alpha}| \ll 1$.

Considering non-idealities of DV-EXCCCII, the output current is,

$$I_{out} = \frac{p(s)I_3 - q(s)I_2 + rI_1}{p(s)}$$
(19)

where

$$p(s) = R_{X1}R_{X2}C_{1}C_{2}s^{2} + \beta_{12}\alpha_{1+}R_{X2}C_{1}s + (1 - \alpha_{1-})R_{X2}C_{2}s + \beta_{22}\alpha_{2-}\alpha_{1+}$$
(20)

$$q(s) = \beta_{22}(R_{X1}C_1s + 1 - \alpha_{1-}) \tag{21}$$

$$r = \alpha_{1+}\beta_{22} \tag{22}$$

The parameters, ω_0 , *BW*, and *Q* are as follows,

$$\omega_0 = \sqrt{\frac{\beta_{22}\alpha_{2-}\alpha_{1+}}{R_{x_1}R_{x_2}C_1C_2}}$$
(23)

$$BW = \frac{\beta_{12}\alpha_{1+}C_1 + (1 - \alpha_{1-})C_2}{R_{y_1}C_1C_2}$$
(24)

$$Q = \frac{1\sqrt{C_1 C_2 \beta_{22} \alpha_{2-} \alpha_{1+}}}{C_1 \beta_{12} \alpha_{1+} + C_2 (1 - \alpha_{1-})}$$
(25)

Eqs. (23)-(25) show that the non-ideal DV-EXCCCII slightly modifies the values of these parameters. Considering non-ideal DV-EXCCCII, the sensitivities of pole frequency are,

$$S_{C_1}^{\omega_0} = S_{C_2}^{\omega_0} = S_{R_{X1}}^{\omega_0} = S_{R_{X2}}^{\omega_0} = -\frac{1}{2}$$
(26)

$$S^{\omega_0}_{\beta_{22}} = S^{\omega_0}_{\alpha_{2-}} = S^{\omega_0}_{\alpha_{1+}} = \frac{1}{2}$$
(27)

$$S_{\beta_{11}}^{\omega_{0}} = S_{\beta_{21}}^{\omega_{0}} = S_{\beta_{21}}^{\omega_{0}} = S_{\alpha_{1-}}^{\omega_{0}} = S_{\alpha_{1-}}^{\omega_{0}} = 0$$
(28)

Eqs. (26)-(28) show that the sensitivities of the pole frequency considering non-idealities are below unity.

3.3. Parasitic effect



Fig. 4 Circuit under the parasitic influence

Fig. 4(a) shows the symbol of DV-EXCCCII with its parasitic components. R_{X1} and R_{X2} are low-value parasitic resistances at ports X1 and X2. The parasites $R_{Y1}//C_{Y1}$ and $R_{Y2}//C_{Y2}$ appear at ports Y1 and Y2, respectively. Furthermore, parasites $R_{Z1+}//C_{Z1+}$ and $R_{Z1-}//C_{Z1-}$ appear at ports Z1+ and Z1-, respectively, while $R_{Z2+}//C_{Z2+}$ and $R_{Z2-}//C_{Z2-}$ are parasites that appear at terminals Z2+ and Z2-, respectively. The values of R_{Y1} , R_{Y2} , $R_{Z1\pm}$, and $R_{Z2\pm}$ are high, and that of C_{Y1} , C_{Y2} , $C_{Z1\pm}$, and $C_{Z2\pm}$ are low. Fig. 4(b) illustrates the proposed filter architecture when parasitic elements are present. Some assumptions are taken into account to avoid mathematical complexity, and they are as follows:

$$R_{eq1} = R_{Z1-} / R_{Z2-}$$
⁽²⁹⁾

$$C_{eq1} = C_1 + C_{Z1-} + C_{Z2-} \tag{30}$$

$$R_{eq2} = R_{Y2} / R_{Z1+}$$
(31)

$$C_{eq2} = C_2 + C_{Y2} + C_{Z1+}$$
(32)

$$Z_{1} = \frac{R_{eq1}}{1 + sR_{eq1}C_{eq1}}$$
(33)

$$Z_2 = \frac{R_{eq2}}{1 + sR_{eq2}C_{eq2}}$$
(34)

By considering the parasitic impedances of DV-EXCCCII, the output of the proposed circuit is,

$$I_{out} = \frac{AI_1 - B(s)I_2 + I_3D(s)}{D(s)}$$
(35)

where,

$$A = R_{eq1} R_{eq2} \tag{36}$$

$$B(s) = R_{X1}R_{eq2}(1 + sR_{eq1}C_{eq1})$$
(37)

$$D(s) = as^2 + bs + c \tag{38}$$

here,

$$a = R_{X1}R_{X2}R_{eq1}R_{eq2}C_{eq1}C_{eq2}$$
(39)

$$b = R_{X2}R_{eq1}R_{eq2}C_{eq1} + R_{X1}R_{X2}R_{eq1}C_{eq1} + R_{X1}R_{X2}R_{eq2}C_{eq2}$$
(40)

$$c = R_{x1}R_{x2} + R_{eq1}R_{eq2} + R_{x2}R_{eq2}$$
(41)

The parameters ω_0 , BW, and Q of the filter under the influence of parasitic elements of DV-EXCCCII are,

$$\omega_0 = \sqrt{\frac{R_{x1}R_{x2} + R_{eq1}R_{eq2} + R_{x2}R_{eq2}}{R_{x1}R_{x2}R_{eq2}C_{eq1}C_{eq2}}}$$
(42)

$$BW = \frac{R_{eq1}R_{eq2}C_{eq1} + R_{x1}R_{eq1}C_{eq1} + R_{x1}R_{eq2}C_{eq2}}{R_{x1}R_{eq1}R_{eq2}C_{eq1}C_{eq2}}$$
(43)

$$Q = \sqrt{\frac{R_{x1}R_{x2}R_{eq1}R_{eq2}C_{eq1}C_{eq2}(R_{x1}R_{x2} + R_{eq1}R_{eq2} + R_{x2}R_{eq2})}{R_{x1}R_{x2}R_{eq1}C_{eq1} + R_{x1}R_{x2}R_{eq2}C_{eq2} + R_{x2}R_{eq1}R_{eq2}C_{eq1}}}$$
(44)

The values of R_{eq1} and R_{eq2} are very high, hence Eqs. (42)-(44) are reduced as follows:

$$\omega_0 = \frac{1}{\sqrt{R_{X1}R_{X2}C_{eq1}C_{eq2}}}$$
(45)

$$BW = \frac{1}{R_{x1}C_{eq2}} \tag{46}$$

$$Q = \sqrt{\frac{R_{x1}C_{eq2}}{R_{x2}C_{eq1}}}$$
(47)

Eqs. (45)-(47) show that the filter parameters depend on the parasitic capacitances that are low in value. Therefore, these parameters do not deviate much from the theoretical values. Hence the performance of the filter is slightly affected by parasitic elements.

4. Comparative Study

Table 1 shows the comparison of the proposed circuit with the previously available biquadratic filters. A single active element and minimum passive components-based filter configurations are noteworthy. The use of more active and passive components increases chip area and, as a result, circuit complexity. The filter circuits given in [3-11, 13, 15, 17-21] employ more active elements. Some filter circuits [3-8, 10-14, 16, 18, 20-21] use many passive components. Furthermore, the grounded passive components-based structures are easy for IC implementation. The filters reported in [5, 11, 22] employ floating passive components.

The realization of all fundamental filter responses of the biquadratic filter without passive component matching conditions is of great importance. It becomes easy to realize the filter functions that are not interrupted by component values. The value of the quality factor, bandwidth, and pole frequency will be affected by the matching condition applied to achieve filter responses and cannot be tuned arbitrarily. Some filters [4-5, 16, 21-22] require matching constraints to realize the filter response. The filter circuit configurations with high output impedance can cascade other circuits. Filters reported in [12, 16, 22] do not have high output impedance terminals. The filter parameters are usually a function of aging, temperature, and other environmental conditions, so a circuit having electronic tuning properties is preferred. However, several reported filters [10-14, 18, 22] are not electronically tunable.

The proposed circuit can obtain all the fundamental second-order filters at a single terminal without any passive component matching constraints. This filter employs a single DV-EXCCCII and two grounded capacitors. Moreover, the proposed filter has high output impedance terminal, and it is also electronically tunable.

5. Simulation Results

The reported DV-EXCCCII based current-mode filter is verified using CADENCE VIRTUOSO SPECTRE simulator in 0.18 μ m UMC CMOS technology. The DC power supply voltages $V_{DD} = -V_{SS} = 0.9$ V are used for simulations. Table 2 shows the aspect ratio of all MOS transistors used. The capacitor values are taken as $C_1 = C_2 = 50$ pF in all the simulations. The bias current $I_0 = 100 \ \mu$ A is taken to get $R_{X1} = R_{X2} = 813 \ \Omega$. As a result, the pole frequency and quality factors are 3.9 MHz and 1, respectively.

								1	3							
Reference	ABB Type	No. of	Num resi	iber of istors	Nun capa	nber of acitors	High output	Tunability	Technology	Power supplies	Matching	Universal	Power consumption	THD	Frequency	Area
		ADDS	Floating	Grounded	Floating	Grounded	Impedance			(V)	requireu		(mW)	(70)	(10)	
[3]	CCCII	5	0	0	0	3	Yes	Yes	BJT	± 2.5	No	Yes			318.3 kHz	
[4]	CCCII	5	0	0	0	3	Yes	Yes	0.13 µm	± 0.75	Yes	Yes	5.48	>6	33.86 kHz	
[5]	DVCC	2	1	2	0	2	Yes	Yes	0.13 µm	± 0.75	Yes	Yes	0.81	>4	3.18 MHz	
[6]	DVCC	3	0	3	0	2	Yes	Yes	0.18 µm	± 0.9	No	Yes	0.462	> 5	3.18 MHz	0.0208 mm2
[7]	OFCC	3	0	3	0	2	Yes	Yes	0.5 µm	± 1.5	No	Yes			320 kHz	
[8]	OFCC	3	0	2	0	2	Yes	Yes	0.5 µm	± 1.5	No	Yes			1.59 MHz	
[9]	CDTA, CA	2, 1	0	0	0	2	Yes	Yes	0.18 µm	± 0.9	No	No	1.15	>7	1 MHz	
[10]	MOCCII	3	0	3	0	2	Yes	No	0.35 µm	± 1.65	No	Yes			198.9 kHz	
[11]	MOCCII	3	2	3	0	2	Yes	No	0.18 µm	± 1.25	No	Yes			281.35 kHz	
[12]	VDTA	1	0	1	0	2	No	No	0.18 µm	± 1	No	Yes				
[13]	ICCII	3	0	4	0	2	Yes	No	0.18 µm	± 0.8	No	Yes	0.674	1.12	159 MHz	
[14]	FDCCII	1	0	2	0	2	Yes	No	0.35 µm	± 1.3	No	Yes		3	1.59 MHz	
[15]	CFTA	4	0	0	0	2	Yes	Yes	BJT	± 3	No	Yes		1.8	153 kHz	
[16]	VDCC	1	0	2	0	2	No	Yes	0.18 µm	± 0.9	Yes	Yes	0.72	2.48	8.9 MHz	
[17]	ZC-CFTA	4	0	0	0	2	Yes	Yes	BJT	± 3	No	Yes	12.2	3	159 kHz	
[18]	DOCCII, DOCCIII	2, 1	0	2	0	2	Yes	No	0.5 µm	± 2.5	No	Yes			34 kHz	
[19]	CCCII, MOCCA	2, 1	0	0	0	2	Yes	Yes	0.5 µm	± 1.5	No	Yes			39 kHz	
[20]	DOCCII, MO-CCCA	2, 1	0	2	0	2	Yes	Yes	0.35 µm	± 1.5	No	Yes		6	1 MHz	
[21]	CCCCTA	2	0	0	0	2	Yes	Yes	BJT	± 1.75	Yes	Yes			2.62 MHz	
[22]	DDCC	1	1	1	0	2	No	No	0.18 µm	± 0.9	Yes	Yes	0.159	> 5	1.64 MHz	
[26]	FTFNTA	1	1	1	2	0	Yes	No	0.18 µm	± 1.65	Yes	No			163 kHz	
[27]	DXCCTA	1	0	1	0	2	No	Yes	0.18 µm	± 1.25	No	Yes			40 MHz	
[28]	FDCCII	1	1	1	0	2	Yes	No	0.35 µm	± 1.65	No	Yes			1 MHz	
Proposed work	DV-EXCCCII	1	0	0	0	2	Yes	Yes	0.18 µm	± 0.9	No	Yes	2.05	>6	3.9 MHz	678 μm2

Table 1 Comparative study

Table 2 Transistor dimensions of DV-EXCCCII

Transistors	$W(\mu m)/L(\mu m)$
M1-M3	12/0.5
M4-M6	16/0.5
M7-M20	12/0.5
M21-M24	10/0.5
M25-M37	20/0.5

Fig. 5(a) represents the frequency response of LPF, HPF, BPF, and BRF. Whereas Fig. 5(b) depicts the magnitude and phase variation of the all-pass filter against frequency. The attenuation at the low frequencies is due to the parasitic elements of DV-EXCCCII. Fig. 6 represents the transient analysis of the circuit. A sinusoidal input of 3.9 MHz and amplitude of 50 μ A is applied to APF, which results in 1800 phase-shifted output that confirms the theoretical concept.



(a) Magnitude response of LPF, HPF, BPF, and BRF (b) Magnitude and phase response of APF

Fig. 5 Frequency response of the proposed filter



Fig. 6 Time-domain response of the proposed current-mode APF



Fig. 7 Electronic tuning characteristics using different I₀



Fig. 7 Electronic tuning characteristics using different I₀ (continued)

Fig. 7 shows the tunable characteristic of the presented filter by using different bias currents. Fig. 7(c) shows the phase variation of APF at distinct bias currents, whereas Figs. 7(a), (b), (d), and (e) depict the magnitude responses for different I₀ of LPF, HPF, BPF, and BRF, respectively. The quality factor can be tuned by taking various C1 and C2 values. In this way, Q can be tuned independently with ω_0 . Fig. 8 shows the frequency response of the proposed filter by choosing various combinations of C1 and C2. The gain response of LPF, HPF, BRF, APF, and BPF is shown in Figs. 8 (a), (b), (c), (d), and (e), respectively.



Fig. 8 Magnitude response for different capacitors

Next, the effect of the process, supply, and temperature variations on the APF phase response is represented. Fig. 9(a) illustrates the phase response of APF at different process corners. The five different corners taken for simulation are Typical, fast-fast (FF), fast n-MOS slow p-MOS (FNSP), slow n-MOS fast p-MOS (SNFP), and slow-slow (SS). The supply voltage variation effect on the proposed filter is shown in Fig. 9(b) using different supply voltages as $V_{DD} = -V_{SS} = 0.95$ V, 0.9 V, and 0.85 V. The effect of temperature on the filter response can be examined by using various temperature levels. Fig. 9(c) shows the temperature variation effect using temperature values as -50°C, 0°C, 27°C, and 50°C. Table 3 summarizes the pole frequencies of APF due to process, voltage, and temperature variations.

Variation	Different values	Pole frequency (MHz)			
	Typical	3.98			
	FF	4.26			
Process	FNSP	3.90			
	SNFP	3.92			
	SS	3.74			
	$V_{DD} = -V_{SS} = 0.85 \text{ V}$	3.54			
Voltage	$V_{DD} = -V_{SS} = 0.9 \text{ V}$	3.98			
	$V_{DD} = -V_{SS} = 0.95 \text{ V}$	4.32			
	-50°C	4.43			
Tommonotumo	0°C	4.22			
remperature	27°C	3.98			
	50°C	3.87			

Table 3 Pole frequency of APF for different corners, voltages, and temperatures



Fig. 9 Phase response of APF at different variations

The Monte-Carlo analysis is performed with 500 runs for the center frequency of BPF to test the filter performance against process variation. The histogram is shown in Fig. 10 for BPF with a mean value of 3.93 MHz. The mean value slightly deviates from the theoretical value. The noise immunity of the circuit is investigated next. Fig. 11 shows the input and output noise of BPF with a 1 k Ω load resistor. Tables 4 and 5 show the input and output noise of the BPF at different process corners.

Table 4 summarizes the input and output noise at different frequencies for $100 \,\mu$ A input current. In addition, Table 5 represents the input and output noise for different bias currents at 1 Hz frequency. The values show that the noise increases with the bias current and decreases with frequency.



Fig. 10 Monte Carlo simulation result for BPF



Fig. 11 Frequency response of noise of BPF

Table 4 Noise at various corners for different frequencies at 100 µA bias current

Engguenav	Input noise (I _N) (A/√Hz)	Different process corners							
Frequency	Output noise (O _N) (V/ \sqrt{Hz})	Typical	FF	FNSP	SNFP	SS			
1 MHz	I_N	3.02×10 ⁻⁵	2.39×10 ⁻⁵	2.37×10 ⁻⁵	3.93×10 ⁻⁵	3.94×10 ⁻⁵			
1 MITZ	O_N	4.33×10 ⁻⁴	4.92×10 ⁻⁴	4.19×10 ⁻⁴	4.45×10 ⁻⁴	3.66×10 ⁻⁴			
1 Ца	I_N	1.09×10 ⁻⁶	8.63×10 ⁻⁷	8.61×10 ⁻⁷	1.4×10 ⁻⁶	1.41×10 ⁻⁶			
1 HZ	O _N	1.56×10 ⁻⁵	1.78×10 ⁻⁵	1.53×10 ⁻⁵	1.59×10 ⁻⁵	1.32×10 ⁻⁵			
1 kHz	I_N	4.38×10 ⁻⁸	3.46×10 ⁻⁸	3.46×10 ⁻⁸	5.63×10 ⁻⁸	5.66×10 ⁻⁸			
	O _N	6.27×10 ⁻⁷	7.15×10 ⁻⁷	6.14×10 ⁻⁷	6.38×10 ⁻⁷	5.28×10 ⁻⁷			
100 1-11-	I_N	2.76×10 ⁻⁹	2.93×10 ⁻⁹	2.50×x10 ⁻⁹	2.99×10 ⁻⁹	2.25×10 ⁻⁹			
100 KHZ	O_N	7.58×10 ⁻⁸	8.62×10 ⁻⁸	7.42×10 ⁻⁸	7.70×10 ⁻⁸	6.4×10 ⁻⁸			
1 MHz	I_N	1.23×10 ⁻¹⁰	1.53×10 ⁻¹⁰	1.18×10 ⁻¹⁰	1.26×10 ⁻¹⁰	9.24×10 ⁻¹¹			
	O _N	2.98×10 ⁻⁸	3.31×10 ⁻⁸	2.93×10 ⁻⁸	3.02×10 ⁻⁸	2.61×10 ⁻⁸			
100 MIL	I _N	4.14×10 ⁻¹⁰	3.97×10 ⁻¹⁰	4.13×10 ⁻¹⁰	4.17×10 ⁻¹⁰	4.36×10 ⁻¹⁰			
100 MHZ	O _N	1.52×10 ⁻⁸	1.65×10 ⁻⁸	1.46×10 ⁻⁸	1.57×10 ⁻⁸	1.37×10 ⁻⁸			

Table 5 Noise at various corners for different bias currents at 1 Hz frequency

Bias	Input noise (I _N) (A/ \sqrt{Hz})	Different process corners							
current	Output noise (O _N) (V/ \sqrt{Hz})	Typical	FF	FNSP	SNFP	SS			
20 µA	I _N	39.54×10 ⁻⁹	36.03×10 ⁻⁹	38.87×10 ⁻⁹	40.24×10 ⁻⁹	44.65×10 ⁻⁹			
	O _N	3.8×10 ⁻⁶	4.03×10 ⁻⁶	3.84×10 ⁻⁶	3.79×10 ⁻⁶	3.59×10 ⁻⁶			
40.4	I _N	129.2×10 ⁻⁹	112.0×10 ⁻⁹	126.3×10 ⁻⁹	132.0×10 ⁻⁹	156.2×10 ⁻⁹			
40 µ A	O _N	7.23×10 ⁻⁶	7.77×10 ⁻⁶	7.38×10 ⁻⁶	7.18×10 ⁻⁶	6.74×10 ⁻⁶			
60 µA	I _N	320.8×10 ⁻⁹	243.6×10 ⁻⁹	282.7×10-9	342.3×10 ⁻⁹	420.2×10 ⁻⁹			
	O _N	11.13×10 ⁻⁶	11.15×10 ⁻⁶	10.41×10 ⁻⁶	11.24×10 ⁻⁶	10.22×10 ⁻⁶			
100 µA	I _N	1.09×10 ⁻⁶	8.63×10 ⁻⁷	8.61×10 ⁻⁷	1.4×10 ⁻⁶	1.41×10 ⁻⁶			
	O _N	1.56×10 ⁻⁵	1.78×10 ⁻⁵	1.53×10 ⁻⁵	1.59×10 ⁻⁵	1.32×10 ⁻⁵			

Fig. 12 shows the total harmonic distortion (THD) variation of the output of BPF. A peak-to-peak sinusoidal input is applied at a 3.9 MHz frequency. The curve of Fig. 12 shows that the THD increases with the applied input current. Fig. 13 shows the layout of DV-EXCCCII, which has an area occupancy of 45.2 m 15 m. The suggested universal filter is also subjected to a post-layout simulation. Fig. 14(a) shows the post-layout gain response of LPF, HPF BPF, and BRF. Fig. 14(b) depicts the post-layout gain and phase response of APF.





6. Practical Consideration

The proposed CMOS-based active element DV-EXCCCII can be practically realized with commercially available CFOA (IC AD844). Fig. 15 represents the implementation of DV-EXCCCII using IC AD844. An ideal AD844 has zero input resistance at the inverting terminal and infinite resistance at the non-inverting and Z terminals. Furthermore, the voltage applied at the non-inverting terminal is reflected at the inverting terminal due to the virtual short effect. The current applied to

the inverting terminal is reflected at terminal Z. To obtain the differential voltage, two AD844s are connected through a resistor R_1 at their inverting terminals. The voltage signals are applied at the non-inverting terminals. The terminal Z of the first AD844 is further connected to the non-inverting terminals of the third and fourth AD844. The following analysis can obtain the voltages at the X1 and X2 terminal in Fig. 15.

$$I_{Y1} = I_{Y2} = 0 \tag{48}$$

$$I_{Z1+} = I_{X1}$$
(49)

$$I_{Z2+} = I_{X2}$$
(50)

$$I_2 = I_1 = \frac{V_{Y1} - V_{Y2}}{R_1}$$
(51)

$$V_{X1} = V_{X2} = I_2 R_2 = \frac{R_2}{R_1} (V_{Y1} - V_{Y2})$$
(52)



Fig. 15 DV-EXCCCII implementation using IC AD844



Fig. 16 Implementation of the proposed circuit using IC AD844

Eq. (52) shows that the differential voltage at terminals X1 and X2 of Fig. 15 can be obtained if $R_1=R_2$ is set. Fig. 16 shows the implementation of the proposed circuit using IC 844. The proposed universal filter shown in Fig. 3 is practically

realized with the IC AD844 model in the LTSPICE tool. Fig. 17 shows the time-domain response of the APF with a sinusoidal input of an amplitude of $100 \,\mu\text{A}$ at 3.9 MHz. The output obtained is 180° phase-shifted with the applied input signal. The result confirms the theoretical concept of the filter. Fig. 18 shows the THD variation of APF with a peak-to-peak sinusoidal input of 3.9 MHz. This curve indicates that the THD increases with the applied input current.



7. Conclusion

This study presents a resistor-less universal filter using one DV-EXCCCII and two capacitors. This circuit can implement all fundamental filters of a biquadratic filter with the same circuit configuration without passive component matching constraints. This circuit is electronically tunable, and also it is cascadable because of its high output impedance. The non-ideal analysis and Monte Carlo simulation are performed to indicate the satisfactory response of the proposed circuit under the influence of non-idealities and mismatches. The presented filter circuit is verified using Cadence Spectre, and the simulation results of the proposed filter are found to be in good agreement with the proposed theory.

Conflicts of Interest

The authors declare no conflict of interest.

References

- C. N. Lee, "Multiple-Mode OTA-C Universal Biquad Filters," Circuits, Systems, and Signal Processing, vol. 29, no. 2, pp. 263-274, April 2010.
- [2] A. Sedra and K. Smith, "A Second Generation Current Conveyor and its Applications," IEEE Transactions on Circuit Theory, vol. 17, no. 1, pp. 132-134, February 1970.
- [3] E. Yuce and S. Minaei, "Universal Current-Mode Filters and Parasitic Impedance Effects on the Filter Performances," International Journal of Circuit Theory and Applications, vol. 36, no. 2, pp. 161-171, April 2008.
- [4] F. Yucel and E. Yuce, "Grounded Capacitor Based Fully Cascadable Electronically Tunable Current-Mode Universal Filter," AEÜ–International Journal of Electronics and Communications, vol. 79, pp. 116-123, September 2017.
- [5] A. Abaci and E. Yuce, "A New DVCC+ Based Second-Order Current-Mode Universal Filter Consisting of Only Grounded Capacitors," Journal of Circuits, Systems, and Computers, vol. 26, no. 9, article no. 1750130, February 2017.
- [6] H. P. Chen, "Tunable Versatile Current-Mode Universal Filter Based on Plus-Type DVCCs," AEÜ–International Journal of Electronics and Communications, vol. 66, no. 4, pp. 332-339, April 2012.
- [7] D. Nand and N. Pandey, "New Configuration for OFCC-Based CM SIMO Filter and Its Application as Shadow Filter," Arabian Journal for Science and Engineering, vol. 43, no. 6, pp. 3011-3022, June 2018.
- [8] N. Pandey, D. Nand, and Z. Khan, "Single-Input Four-Output Current Mode Filter Using Operational Floating Current Conveyor," Active and Passive Electronic Components, vol. 2013, article no. 318560, June 2013.

- [9] A. Yesil and F. Kacar, "Band-Pass Filter with High Quality Factor Based on Current Differencing Transconductance Amplifier and Current Amplifier," AEU–International Journal of Electronics and Communications, vol. 75, pp. 63-69, May 2017.
- [10] J. W. Horng, "High Output Impedance Current-Mode Universal Biquadratic Filters with Five Inputs Using Multi-Output CCIIs," Microelectronics Journal, vol. 42, no. 5, pp. 693-700, May 2011.
- [11] J. W. Horng, "Current-Mode and Transimpedance-Mode Universal Biquadratic Filter Using Multiple Outputs CCIIs," Indian Journal of Engineering and Materials Sciences, vol. 17, no. 3, pp. 169-174, June 2010.
- [12] D. Prasad, D. R. Bhaskar, and M. Srivastava, "Universal Current-Mode Biquad Filter Using a VDTA," Circuits and Systems, vol. 4, no. 1, pp. 32-36, January 2013.
- [13] N. Hassen, T. Ettaghzouti, K. Garradhi, and K. Besbes, "MISO Current Mode Bi-Quadratic Filter Employing High Performance Inverting Second Generation Current Conveyor Circuit," AEÜ–International Journal of Electronics and Communications, vol. 82, pp. 191-201, December 2017.
- [14] F. Kacar, A. Yesil, and H. Kuntman, "Current-Mode Biquad Filters Employing Single FDCCII," Radioengineering, vol. 21, no. 4, pp. 1269-1278, December 2012.
- [15] W. Tangsrirat, "Single-Input Three-Output Electronically Tunable Universal Current-Mode Filter Using Current Follower Transconductance Amplifiers," AEU–International Journal of Electronics and Communications, vol. 65, no. 10, pp. 783-787, October 2011.
- [16] S. Roy, T. K. Paul, S. Maiti, and R. R. Pal, "Voltage Differencing Current Conveyor Based Voltage-Mode and Current-Mode Universal Biquad Filters with Electronic Tuning Facility," International Journal of Engineering and Technology Innovation, vol. 11, no. 2, pp. 146-160, January 2021.
- [17] J. Satansup and W. Tangsrirat, "Single-Input Five-Output Electronically Tunable Current-Mode Biquad Consisting of Only ZC-CFTAs and Grounded Capacitors," Radioengineering, vol. 20, no. 3, pp. 650-655, September 2011.
- [18] W. Chunhua, A. U. Keskin, L. Yang, Z. Qiujing, and D. Sichun, "Minimum Configuration Insensitive Multifunctional Current-Mode Biquad Using Current Conveyors and All-Grounded Passive Components," Radioengineering, vol. 19, no. 1, pp. 178-184, April 2010.
- [19] C. Wang, J. Xu, A. U. Keskin, S. Du, and Q. Zhang, "A New Current-Mode Current-Controlled SIMO Type Universal Filter," AEU–International Journal of Electronics and Communications, vol. 65, no. 3, pp. 231-234, March 2011.
- [20] K. K. Abdalla, "Universal Current-Mode Biquad Employing Dual Output Current Conveyors and MO-CCCA with Grounded Passive Elements," Circuits and Systems, vol. 4, no. 1, pp. 83-88, January 2013.
- [21] S. V. Singh and S. Maheshwari, "Current-Processing Current-Controlled Universal Biquad Filter," Radioengineering, vol. 21, no. 1, pp. 317-323, April 2012.
- [22] J. W. Horng, "Three-Input-One-Output Current-Mode Universal Biquadratic Filter Using One Differential Difference Current Conveyor," Indian Journal of Pure and Applied Physics, vol. 52, no. 8, pp. 556-562, August 2014.
- [23] D. Agrawal and S Maheshwari, "An Active-C Current-Mode Universal First-Order Filter and Oscillator," Journal of Circuits, Systems, and Computers, vol. 28, no. 13, article no. 1950219, January 2019.
- [24] P. Singh and RK Nagaria, "Electronically Tunable DV-EXCCCII-Based Universal Filter," International Journal of Electronics Letters, vol. 9, no. 3, pp. 301-317, February 2020.
- [25] M. P. P. Wai, W Jaikla, S Siripongdee, A. Chaichana, and P. Suwanjan, "Electronically Tunable TISO Voltage-Mode Universal Filter Using Two LT1228s," International Journal of Engineering and Technology Innovation, vol. 12, no. 1, pp. 62-74, January 2022.
- [26] R. Singh and D. Prasad, "Novel Current-Mode Universal Filter Using Single FTFNTA," Indian Journal of Pure and Applied Physics, vol. 58, no. 8, pp. 599-604, August 2020.
- [27] A. Kumar and B. Chaturvedi, "Novel CMOS Dual-X Current Conveyor Transconductance Amplifier Realization with Current-Mode Multifunction Filter and Quadrature Oscillator," Circuits, Systems, and Signal Processing, vol. 37, no. 6, pp. 2250-2277, June 2018.
- [28] W. Jongchanachavawat, M. Kumngern, and S. Lerkvaranyu, "Voltage/Current-Mode Universal Filter Using Single FDCCII," 16th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications, and Information Technology, pp. 705-708, July 2019.
- [29] A. Fabre, O. Saaid, and H. Barthelemy, "On the Frequency Limitations of the Circuits Based on Second Generation Current Conveyors," Analog Integrated Circuits and Signal Processing, vol. 7, no. 2, pp. 113-129, March 1995.



Copyright[©] by the authors. Licensee TAETI, Taiwan. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY-NC) license (https://creativecommons.org/licenses/by-nc/4.0/).