FACTA UNIVERSITATIS Series: Electronics and Energetics Vol. 35, N° 1, March 2022, pp. 93-106 https://doi.org/10.2298/FUEE2201093S

Original scientific paper

A NON-ISOLATED HIGH STEP-UP CONVERTER WITH LOW RIPPLE INPUT CURRENT AND REDUCED VOLTAGE STRESS

Asghar Salehi, Mohammad Hossein Ershadi, Mehdi Baharizadeh

Department of Electrical Engineering, Khomeinishahr Branch, Islamic Azad University, Khomeinishahr/Isfahan, Iran

Abstract. In this paper a new non-isolated high step-up interleaved cascade converter is presented. In comparison with the conventional cascade boost converter, the proposed converter has a higher voltage gain, lower input current ripple and reduced voltage stress for the switches and diodes. Besides, unlike the conventional cascade boost converter, in the proposed converter the input current is shared between inductors and hence the converter can be implemented with lower current rated inductors. Thus, the converter size and conduction losses are reduced and the efficiency is increased. The proposed converter is analyzed and experimental results of a 200W laboratory prototype are presented.

Key words: DC-DC converters, soft switching, high step up, voltage stress.

1. INTRODUCTION

Nowadays, DC microgrid systems due to their self-sustainability in small areas have been receiving attention and are expected to be the next generation of power systems. Renewable energy sources, such as wind and solar, are increasingly being integrated into the electric power grid, while the power system becomes more tightly intertwined with other systems, such as buildings, natural gas pipelines, and the transportation sector. In microgrid systems, renewable energy sources including photovoltaic (PV), wind turbine, waves, and geothermal sources are utilized for generating DC power and batteries, ultracapacitors, and fuel cells are adopted as backup power sources for the renewable energy sources [1]-[3]. However, since these power sources usually generate a low voltage, a high step-up DC–DC converter is required to supply high operating voltages loads [4].

For step-up applications, a conventional boost converter can be applied due to its simple circuit and low cost. However, it is not suitable for high step-up applications due to high duty cycle for the converter switch, high voltage stress of the power devices, reverse recovery problems, high conduction losses, stability problems in control and efficiency limitation [5]-[8].

Received May 20, 2021; received in revised form August 27, 2021

Corresponding author: Mohammad Hossein Ershadi

Department of Electrical Engineering, Khomeinishahr Branch, Islamic Azad University, Khomeinishahr/Isfahan, Iran E-mail: ershadi@iaukhsh.ac.ir

^{© 2022} by University of Niš, Serbia | Creative Commons License: CC BY-NC-ND

To reach a high voltage gain, two or more boost converters can be connected in series. These converters are called cascade converters [9]. To reduce the number of required components, quadratic boost converters are proposed in [10]-[12]. In these converters, the two series boost converters are integrated and the converter needs only one switch. However, since the input voltage is low and all the input current flows from the first stage inductor, the size, volume and conduction losses of this inductor increase drastically as the output power increases. To solve this problem, interleaved technique can be used in order to share current between modules [13]. However, the voltage gain of two stage cascade boost converter is still limited and more than two stage cascade boost converters suffer from low efficiency, complex circuit and control, and high cost [10].

In recent years various interleaved high step up converters are presented in which the input current of the converter is shared between the interleaved phases. In [14] and [15], switched capacitor technique is applied to the interleaved boost converter and the voltage gain has increased. Although in these converters the voltage gain is higher than conventional boost converter, it is still limited and the voltage stress of semiconductor devices are high. In [16]-[19], coupled inductors are used instead of main inductors in interleaved boost converter and the turn ratio of the coupled inductors is employed to adjust the voltage gain. However, because a high turn ratio is required to obtain a high voltage gain higher than 15, the size of the coupled inductor and the conduction loss of the winding and the core loss increase. Moreover, a snubber circuit or clamping circuit is needed due to the leakage inductance from the coupled inductor [19]-[23]. Besides, in [18] the input current of the converter is pulsating and its ripple is high. To decrease the converter size and complexity.

To solve the problems of conventional cascade boost converter and avoid using coupled inductors, in this paper a new non-isolated high step-up interleaved cascade converter is presented. The proposed converter has a higher voltage gain in comparison to the two stage cascade boost converter and interleaved boost converter. Moreover, the voltage stress of the switches in the proposed converter is reduced and the input current is shared between converter inductors. Besides, the input current ripple in the converter has decreased compared to the conventional cascade boost converter. Hence, the converter can be implemented with lower current rated inductors, and the converter size and conduction losses are reduced and efficiency is increased.

The rest of the paper is organized as follows. The proposed converter operation principals are described in Section II. In section III, converter analysis and design considerations are discussed in details. Experimental results of a prototype converter are presented in Section IV and conclusions are given in Section VI.

2. PROPOSED CONVERTER OPERATION PRINCIPLE

Fig. 1 shows the proposed interleaved high step-up converter. In order to indicate the operation of the proposed converter, some assumptions are made:

1) All semiconductor components are ideal;

2) The output capacitor C_0 and capacitors $C_1 \sim C_3$ are large enough and can be considered as voltage sources;

3) The inductors L_1 , L_2 and L_3 are large enough and the converter operates in continuouscurrent-mode (CCM);



Fig. 1 Proposed interleaved high-step up converter.

With respect to above assumptions, each switching period can be divided into four modes and the key operating waveforms of the proposed converter and equivalent circuits are shown in Fig. 2 and Fig. 3, respectively. Likewise, the two-phase interleaved converters, switches S_2 and S_3 are driven with the phase shift angle of 180° and duty cycles of them are equal. The gate pulse of switch S_1 is similar to S_2 as it is shown in Fig. 2.

Interval I, $[t_0-t_1]$: Fig. 3(a) shows the equivalent circuit of the converter in this interval and as it is shown in the figure, switches S_1 and S_2 are turned off and S_3 is turned on. In this interval inductors L_1 and L_2 are discharged through paths V_{in} - D_1 - C_1 - L_1 and V_{in} - L_2 - C_2 - D_2 - C_3 - S_3 , respectively. In addition, inductor L_3 is charged through V_{in} - D_1 - S_3 - L_3 . The equations of converter elements in this interval are as follows:

$$I_{L1}(t) = I_{L1}(t_0) - \frac{V_{C1} - V_{in}}{L_1} \times (t - t_0)$$
⁽¹⁾

$$I_{L2}(t) = I_{D2}(t) = I_{L2}(t_0) - \frac{V_{C3} - V_{in} - V_{C2}}{L_2} \times (t - t_0)$$
⁽²⁾

$$I_{L3}(t) = \frac{V_{in}}{L_3} \times (t - t_0) + I_{L3}(t_0)$$
(3)

$$I_{D1}(t) = I_{L1}(t) + I_{L3}(t)$$
(4)

$$I_{S3}(t) = I_{L2}(t) + I_{L3}(t)$$
(5)

Interval II, $[t_1-t_2]$: This interval begins when switches S_1 and S_2 turn on. As it is shown in Fig. 3(b), in this interval all of the switches are turned on and inductors L_1 , L_2 and L_3 are charged through $V_{in}-S_1-L_1$, $V_{in}-S_1-C_1-L_3-S_3$ and $V_{in}-L_2-S_2$, respectively. Important equations of converter elements are as follows:





$$I_{L1}(t) = I_{L1}(t_1) + \frac{V_{in}}{L_1} \times (t - t_1)$$
(6)

$$I_{L2}(t) = I_{S2}(t) = I_{L2}(t_1) + \frac{V_{in}}{L_2} \times (t - t_1)$$
(7)

$$I_{L3}(t) = I_{L3}(t_1) + \frac{V_{in} + V_{C1}}{L_3} \times (t - t_1)$$
(8)

$$I_{S1}(t) = I_{L1}(t) + I_{L3}(t)$$
(9)

Interval III, $[t_2-t_3]$: At t_2 , S_3 turns off and this interval begins. When S_3 turns off, L_3 continues its current and turns D_3 and D_4 on. Part of L_3 current flows through V_{in} - S_1 - C_1 - L_3 - C_3 - D_3 - C_o and the other part of L_3 current runs through V_{in} - S_1 - C_1 - L_3 - D_4 - C_2 - S_2 . Hence, C_1 and C_3 are discharged and C_o and C_2 are charged in this interval. L_1 and L_2 are charged similar to the pervious interval. Important equations of the converter elements are:

$$I_{L1}(t) = I_{L1}(t_2) + \frac{V_{in}}{L_1} \times (t - t_2)$$
(10)

$$I_{L2}(t) = I_{L2}(t_2) + \frac{V_{in}}{L_2} \times (t - t_2)$$
(11)

$$I_{L3}(t) = I_{L3}(t_2) - \frac{V_o - V_{in} - V_{C1} - V_{C3}}{L_3} \times (t - t_2)$$
(12)

$$I_{S1}(t) = I_{L1}(t) + I_{L3}(t)$$
(13)

Interval IV, $[t_3-t_4]$: Fig. 3(b) shows the equivalent circuit of the converter in this interval. The converter operation and its important equations are similar to the second interval.

3. CONVERTER ANALYSIS AND DESIGN CONSIDERATIONS

3.1. Voltage Conversion Ratio

Following equations can be obtained from Volt-Second-Balance of L_1 , L_2 and L_3 , respectively.

$$V_{in}DT = (V_{C1} - V_{in})(1 - D)T$$
(14)

$$V_{in}DT = (V_{C3} - V_{C2} - V_{in})(1 - D)T$$
(15)

$$(V_{in} + V_{C1})(2D - 1)T + V_{in}(1 - D)T = (V_{C2} - V_{C1} - V_{in})(1 - D)T$$
(16)

From, (14), (15) and (16) following equations are obtained.

$$V_{in} = (1 - D)V_{C1} \tag{17}$$

$$V_{in} = (1 - D)(V_{C3} - V_{C2}) \tag{18}$$

$$V_{in} = (1 - D)V_{C2} - D.V_{C1} \tag{19}$$

From (17), (18) and (19), V_{C1} , V_{C2} and V_{C3} can be obtained as,

$$V_{C1} = \frac{V_{in}}{(1-D)}$$
(20)



$$V_{C2} = \frac{V_{in}}{(1-D)^2}$$
(21)

$$V_{C3} = \frac{(2-D).V_{in}}{(1-D)^2}$$
(22)

From Interval III,

$$V_{C2} = V_a - V_{C3} \tag{23}$$

By substituting V_{C2} and V_{C3} from (21) and (22) in (23), the voltage gain G of the proposed converter can be obtained as follows:

$$G = \frac{V_o}{V_{in}} = \frac{3 - D}{(1 - D)^2}$$
(24)

Relation (24) shows that the proposed converter has a high step up voltage gain. Fig. 4 shows a comparison between the voltage gains of the proposed converter, the conventional cascade boost converter and the converters presented in [14] and [15]. As it can be observed from the figure, the proposed converter has a higher voltage gain.



Fig. 4. Voltage gain comparison of the proposed converter with conventional cascade boost converter and the converters presented in [14] and [15].

3.2. Inductors average current

In the proposed converter, input current is sum of the L_1 , L_2 and L_3 currents. Hence, the average value of input current is as follows:

$$I_{in_avg} = I_{L1_avg} + I_{L2_avg} + I_{L3_avg}$$
(25)

From the current-second-balance of C_3 and C_o , following equation can be obtained

$$\frac{I_{L2_avg}}{2}(1-D)T = I_{L3_avg}(1-D)T$$
(26)

$$I_{L3_{avg}}(1-D)T = I_{o_{avg}}T$$
(27)

From (26) and (27),

$$I_{L2_avg} = 2I_{L3_avg} \tag{28}$$

$$I_{L3_avg} = \frac{I_{o_avg}}{(1-D)}$$
(29)

A. SALEHI, M. H. ERSHADI, M. BAHARIZADEH

The following equation can be obtained by assuming ideal condition:

$$P_{in} = I_{in_avg} V_{in} = (I_{L1_avg} + I_{L2_avg} + I_{L3_avg}) V_{in} = P_o = I_{o_avg} V_o$$
(30)

So,

$$(I_{L1_{avg}} + I_{L2_{avg}} + I_{L3_{avg}}) = \frac{V_o}{V_{in}} I_{o_{avg}}$$
(31)

By substituting I_{L2_avg} , I_{L3_avg} and V_o/V_{in} from (28), (29) and (24) into (31), average current of inductors are:

$$I_{L1_{avg}} = \frac{2DI_{o_{avg}}}{(1-D)^2} = \frac{2D}{3-D} I_{in_{avg}}$$
(32)

$$I_{L2_avg} = \frac{2I_{o_avg}}{1-D} = \frac{2(1-D)}{3-D} I_{in_avg}$$
(33)

$$I_{L3_avg} = \frac{I_{o_avg}}{1-D} = \frac{(1-D)}{3-D} I_{in_avg}$$
(34)

The proposed converter is compared with the conventional cascade boost and converters presented in [14] and [15] in Table 1. From this table, it is obvious that in the proposed converter, unlike the conventional cascade boost converter, the input current is shared between all the inductors.

4. SEMICONDUCTOR STRESS ANALYSIS

Based on the converter operating intervals and equivalent circuits, the voltage stress of S_1 , S_2 and D_1 is:

$$\overline{V_{S1}} = \overline{V_{S2}} = \overline{V_{D1}} = \frac{V_{in}}{(1-D)} = \frac{(1-D)}{(3-D)} V_o$$
(35)

Also, the voltage stresses of S_3 , D_3 , D_2 and D_4 are as follows:

$$\overline{V_{S3}} = \overline{V_{D3}} = \frac{V_{in}}{(1-D)^2} = \frac{V_o}{(3-D)}$$
(36)

$$\overline{V_{D2}} = \overline{V_{D4}} = \frac{(2-D).V_{in}}{(1-D)^2} = \frac{(2-D).V_o}{(3-D)}$$
(37)

The voltage stress of the semiconductor components in the proposed converter are compared with some other transformer-less high step up converters in Table 1 and as it can be seen, in the proposed converter the voltage stresses of the components are reduced.

When S_1 is on, the currents of L_1 and L_2 flow through this switch and when it turns off its current passes through D_1 , hence the current stresses of S_1 and D_1 can be obtained as:

$$\overline{I_{S1}} = \overline{I_{D1}} = I_{L1_avg} + I_{L2_avg} + \frac{1}{2} \left(\frac{(V_{in} - V_{C1})(1 - D).T}{L_1} \right) + \frac{1}{2} \left(\frac{(V_{in} + V_{C1})DT}{L_2} \right)$$
(38)

100

The current stresses of other switches and diodes are as follows:

$$\overline{I_{S2}} = I_{L3_avg} + I_{L2_avg} + \frac{1}{2} \left(\frac{(V_{in} + V_{C2} - V_{C3})(1 - D)T}{L_3} \right) + \frac{1}{2} \left(\frac{(V_{in} + V_{C1})DT}{L_2} \right)$$
(39)

$$\overline{I_{S3}} = I_{L3_avg} + \frac{1}{2} \left(\frac{V_{in}DT}{L_3} \right) + \frac{1}{2} \left[I_{L2_avg} + \frac{1}{2} \left(\frac{(V_{in} + V_{C1} - V_{C2})(1 - D)T}{L_2} \right) \right]$$
(40)

$$\overline{I_{D2}} = I_{L3_avg} + \frac{1}{2} \left(\frac{V_{in} DT}{L_3} \right)$$
(41)

$$\overline{I_{D3}} = \overline{I_{D4}} = \frac{1}{2} \left[I_{L2_avg} + \frac{1}{2} \left(\frac{(V_{in} + V_{C1})DT}{L_2} \right) \right]$$
(42)

 Table 1 Comparison of the proposed converter with the conventional cascade boost converter and converters presented in [14] and [15].

Items	Conventional Cascade boost converter	Converter presented in [14]	Converter presented in [15]	Proposed Converter
Voltage Gain (V _o /V _{in})	$\frac{V_o}{V_{in}} = \frac{1}{\left(1 - D\right)^2}$	$\frac{V_o}{V_{in}} = \frac{2}{1-D}$	$\frac{V_o}{V_{in}} = \frac{4}{1 - D}$	$\frac{V_o}{V_{in}} = \frac{3-D}{\left(1-D\right)^2}$
Voltage Stress of Switches	$\overline{V_{s1}} = (1 - D).V_o$ $\overline{V_o} = V$	$\overline{V_{s1}} = \overline{V_{s2}} = \frac{1}{2}.V_o$	$\overline{V_{s_1}} = \overline{V_{s_2}} = \frac{1}{4}.V_o$	$\overline{V_{s1}} = \overline{V_{s2}} = \frac{(1-D)}{(3-D)} V_o$ $\overline{V} = \frac{1}{V} V$
	$\mathbf{v}_{S2} = \mathbf{v}_{o}$			$r_{S3} = (3-D)^{r_{o}}$
	$\overline{V_{D1}} = (1 - D).V_o$	$\overline{V_{D1}} = \overline{V_{D2}} = \frac{1}{4}.V_o$	$\overline{V_{D1}} = \frac{1}{4} . V_o$	$\overline{V_{D1}} = \frac{(1-D)}{(3-D)} V_o$
Voltage Stress of Diodes	$\overline{V_{D2}} = V_o$	$\overline{V_{D3}} = \overline{V_{D4}} = V_o$	$\overline{V_{D2}} = \overline{V_{D3}} = \overline{V_{D4}} = \frac{1}{2}.V_{04}$	$\overline{V_{D2}} = \overline{V_{D4}} = \frac{(2-D).V_o}{(3-D)}$
				$\overline{V_{D3}} = \frac{V_o}{(3-D)}$
	$I_{L1_avg} = I_{in_avg}$	$I_{L1_avg} = \frac{1}{2} I_{in_avg}$	$_{g} \qquad I_{L1_avg} = \frac{1}{2} I_{in_avg}$	$I_{L1_avg} = \frac{2.D}{3-D} J_{in_avg}$
Inductors average current	$I_{L2_avg} = (1-D).I_{in_avg}$	$I_{L2_avg} = \frac{1}{2} I_{in_avg}$	$_{g} I_{L2_avg} = \frac{1}{2} I_{in_avg}$	$I_{L2_avg} = \frac{2.(1-D)}{3-D}.I_{in_avg}$
				$I_{L3_avg} = \frac{(1-D)}{3-D} \cdot I_{in_avg}$

5. INPUT CURRENT RIPPLE AND INDUCTORS

From equations (6), (7) and (8), the input current ripple is obtained as follows:

$$\Delta I_{in} = \frac{V_{in}DT}{2L_1} + \frac{V_{in}DT}{2L_2} + \frac{(V_{in} + V_{C1} - V_{C2})DT}{2L_3}$$
(43)

By replacing V_{C1} and V_{C2} from (20) and (21) in (43):

$$\Delta I_{in} = \frac{V_{in}DT}{2L_1} + \frac{V_{in}DT}{2L_2} + \frac{\left(1 + \frac{1}{1 - D} - \frac{1}{(1 - D)^2}\right)V_{in}DT}{2L_3}$$
(44)

By assuming $L = L_1 = L_2$,

$$\Delta I_{in} = \frac{V_{in}DT}{L} + \frac{(1 + \frac{1}{1 - D} - \frac{1}{(1 - D)^2})V_{in}DT}{2.L_3} = V_{in}DT(\frac{1}{L} + \frac{(1 + \frac{1}{1 - D} - \frac{1}{(1 - D)^2})}{2L_3}) \quad (45)$$

From (45), if

$$L_3 = \frac{1}{2} \left(\frac{D}{\left(1 - D \right)^2} - 1 \right) L \tag{46}$$

, the input current ripple of the converter would be zero. In the case that V_{in} =40Vand V_o =400V, the converter operating duty cycle from (24) is 0.5 and from (46), L_3 is

$$L_3 = \frac{1}{2}L\tag{47}$$

By substituting L₃ from (47) and V_{in} from (24) in (45), the input current ripple of the proposed converter is obtained as:

$$\Delta I_{in} = \frac{V_{in}DT}{L} \left(\frac{1}{\left(1-D\right)^2} - \frac{1}{1-D} - 2\right)$$
(48)

The equation of input current ripple in the conventional cascade converter is:

$$\Delta I_{in} = \frac{V_{in}DT}{2L} \tag{49}$$

Comparing (48) with (49) shows that the proposed converter has a lower input current ripple in comparison to conventional cascade boost converter. The proposed converter operates under continuous current mode (CCM) and the design equation of L_1 , L_2 and can be obtained from (30) and (31) as:

$$L_1 = L_2 = \frac{(1-D)^4 T R_{o_{\rm min}}}{4(3-D)}$$
(50)

$$L_3 = \frac{1}{2} \left(\frac{D}{(1-D)^2} - 1 \right) L_1 \tag{51}$$

102

6.CAPACITORS

The values of the proposed converter capacitors can be obtained from following equations:

$$C_{1} = \frac{2DTI_{o_{-}avg}}{(1-D)\Delta V_{C1}}$$
(52)

$$C_2 = \frac{TI_{o_avg}}{2\Delta V_{C2}}$$
(53)

$$C_3 = \frac{2TI_{o_avg}}{\Delta V_{C3}}$$
(54)

$$C_o = \frac{TI_{o_avg}}{2\Delta V_o}$$
(55)

Where, ΔV_{C1} , ΔV_{C2} , ΔV_{C2} and ΔV_{Co} are the voltage ripple of C_1 , C_2 , C_3 and C_0 , respectively.

7. EXPERIMENTAL RESULTS

In order to verify the performance of the proposed converter and the presented key waveforms, a 200 W laboratory prototype is implemented. The component specifications of the proposed converter are summarized in Table2.In order to show the ability of providing high voltage gain, input voltage and output voltages are selected 40V and 400V, respectively. The switching frequency and duty ratio of the gate signals of all switches are 100 kHz and approximately 0.5, respectively. The experimental waveforms of the converter are shown in Fig. 5. In Fig. 5(a), (b) and (c) the current and voltage waveforms of S_1 , S_2 and S_3 are represented, respectively. As shown in the figures, the maximum voltage across S_1 , S_2 and S_3 for 40V input and 400V output are about 80V, 80V and 160V, respectively. As a result, low voltage rated switches can be adopted to reduce the conduction loss and to achieve high efficiency. In Fig. 5(d), (e), (g) and (h) the current and voltage of D_1 , D_2 , D_3 and D_4 are illustrated, respectively. The voltage stress of D_1 , D_2 , D_3 and D_4 for 400V output voltage is about 80V, 250V, 160V and 250V, respectively. As can be seen, the voltage stresses of diodes are sufficiently lower than the output voltage.

Fig. 6 shows the measured efficiency of the proposed converter compared with the conventional cascade converter. For a fair comparison, the conventional cascade boost converter is designed with the same switching frequency. Other important parameter of the conventional cascade boost converter is mentioned in Table 2. As it can be observed form Fig. 6, the proposed converter has higher efficiency and as the load increases, efficiency drop in the conventional converter is higher compared with the proposed converter. Fig. 7 shows the input and output voltages of the converter.



Fig. 5. Experimental voltage and current waveforms of the proposed converter semiconductor components (a) *S*₁, (b) *S*₂, (c) *S*₃, (d) *D*₁, (e) *D*₂, (f) *D*₃ and (g) *D*₄.



Fig. 6 Measured efficiency of the proposed converter.

ParameterProposed ConverterConventio Cascade ConSwitching frequency100 kHz100 kHzSwitches $S_1 \sim S_3$ (IRF640) S_1 (IRFP2 S_2 (IRFP44)Diodes $D_1 \sim D_4$ (MUR460) D_1 (BYV322 D_2 (MUR42)Inductors L_1 and L_2 (500 μ H) L_1 (1mF L_3 (250 μ H)Capacitors C_1 (10 μ F/ 100V) C_2 (10 μ F/ 200V) C_3 (10 μ F/ 450V) C_1 (22 μ F/ 2 C_0 (100 μ F/ 4 C_0 (100 μ F/ 4 V_o Vo V_o <th></th> <th colspan="4">Value</th>		Value			
Switching frequency 100 kHz 100 kHz Switches $S_1 \sim S_3$ (IRF640) S_1 (IRF92 S_2 (IRF94) Diodes $D_1 \sim D_4$ (MUR460) D_1 (BYV32) D_2 (MUR4 Inductors L_1 and L_2 (500 μ H) L_1 (1mH L_3 (250 μ H) L_2 (500 μ Capacitors C_1 (10 μ F/ 100V) C_1 (22 μ F/2 C_2 (10 μ F/ 200V) C_0 (100 μ F/4 C_3 (10 μ F/ 450V) C_0 (47 μ F/ 450V) $V_o \rightarrow (V_o) \rightarrow (V_o)$	neter	Proposed Converter	Conventional Cascade Converter		
Switches $S_1 \sim S_3$ (IRF640) S_1 (IRFP2 S_2 (IRFP4) Diodes $D_1 \sim D_4$ (MUR460) D_1 (BYV32 D_2 (MUR4 Inductors L_1 and L_2 (500 µH) L_1 (1mF L_2 (500 µC C_2 (10µF/ 100V) Capacitors C_1 (10µF/ 100V) C_3 (10µF/ 450V) C_1 (22µF/ 2 C_0 (100µF/ 450V) V_o \bullet \bullet	hing frequency	100 kHz	100 kHz		
Diodes $D_1 \sim D_4$ (MUR460) D_1 (BYV32: D_2 (MUR4 Inductors L_1 and L_2 (500 µH) L_1 (1mF $L_3(250 µH)$ C_1 (22µF/2 Capacitors C_2 (10µF/100V) C_1 (22µF/2 C_2 (10µF/200V) C_0 (100µF/4 C_3 (10µF/450V) $C_0(47µF/450V)$ $C_0(47µF/450V)$ V_0 V_0	hes	S ₁ ~S ₃ (IRF640)	S1 (IRFP260) S2(IRFP460)		
Inductors L1 and L2 (500 μ H) L3 (250 μ H) C1 (10 μ F/ 100V) C2 (10 μ F/ 200V) C3 (10 μ F/ 450V) C3 (10 μ F/ 450V) C4 (10 μ F/ 450V) C5 (100	es	D1~D4 (MUR460)	D ₁ (BYV32-200) D ₂ (MUR460)		
Capacitors $C_1 (10\mu F/100V)$ $C_2 (10\mu F/200V)$ $C_3 (10\mu F/450V)$ $C_0 (47\mu F/450V)$ $C_0 (47\mu F/450V)$ $C_0 (100\mu F/4)$ $C_0 (10$	tors	L ₁ and L ₂ (500 µH) L ₃ (250 µH)	L ₁ (1mH) L ₂ (500 µH)		
$V_{o} \rightarrow V_{o} \rightarrow V_{o$	citors	$\begin{array}{l} C_1 \left(10 \mu F / \ 100 V \right) \\ C_2 \left(10 \mu F / \ 200 V \right) \\ C_3 \left(10 \mu F / \ 450 V \right) \\ C_0 (47 \mu F / \ 450 V) \end{array}$	$\begin{array}{l} C_1 \left(22 \mu F / \ 200 V \right) \\ C_0 (100 \mu F / \ 450 V) \end{array}$		
$V_{in} \rightarrow 50V$		23-Apr'18 19:14	Normal		
V_{in}	100V		2.5µs Average		
2	v in 50V	59.30us	Mem Leng 500		

Table 2 Components value and specification of the implemented converters

Fig. 7 Input and output voltage waveforms of the sample converter

8.CONCLUSIONS

A new interleaved cascade boost DC–DC converter with an improved voltage gain is presented in this paper. In the proposed converter, the input current is continuous with low ripple and the converter does not need additional filter in the input. Besides, unlike the conventional cascade boost converter, the input current is shared between all the inductors and hence the proposed converter can be implemented with lower current rated inductors. Moreover, the voltage stress of the converter power devices is reduced in comparison with conventional cascade boost converters and the converters presented in [14] and [15]. Thus, the efficiency of the converter is improved.

REFERENCES

- T. Dragicevic, J.C. Vasquez and J.M. Guerrero, "DC microgrids-Part II: A review of power architectures, application and standardization issues", *IEEE Trans. on Power Elec.*, vol. 31, no. 5, pp. 3528–3549, 2015.
- [2] N. Eghtedarpour and E. Farjah, "Distributed charge/discharge control of energy storages in a renewableenergy-based DCmicro-grid", *IET Renewable Power Gener.*, vol. 8, no. 1, pp. 45–57, Jan. 2014.
- [3] H. Khamooshpoor, M. Baharizadeh, M.H. Ershadi, "Comparison of two approaches of resolving power sharing error in droop based DC microgrids", *Majlesi Journal of Electrical Engineering*, vol. 14, no. 2, pp. 111–115, 2020.
- [4] S.R. Addula and M. Prabhakar, "Coupled Inductor Based Soft Switched Interleaved DC-DC Converter for PV Applications", *International Journal of Renewable Energy Research*, vol. 6, no. 2, pp. 361–374, 2016.
- [5] B. Ahmed, G. Yacine, D. Rabah and H. MHA, "Design and Electromagnetic Modeling of Integrated LC Filter in a Buck Converter", *FACTA UNIVERSITATIS, Series: Electronics and Energetics*, vol. 33, no. 2, pp. 289–302, 2020.
- [6] M. Vafa, M.H. Ershadi, H. Khodadadi, and M. Baharizadeh, "An Interleaved High Step-Up DC-DC Converter with Low Voltage Stress", *Iranian Journal of Science and Technology, Transactions of Electrical Engineering*, vol. 44, no. 1, pp. 1–12, 2020.
- [7] O. Alonso, P. Sanchis, E. Gubia, and L. Marroyo, "Cascaded H-bridge multilevel converter for grid connected photovoltaic generators with independent maximum power point tracking of each solar array," in Proceedings of the IEEE Conference PESC, 2003, pp. 731–735.
- [8] F. L. Tofoli, D. de Castro Pereira, W. Josias de Paula, D. de Sousa Oliveira Júnior, "Survey on nonisolated high-voltage step-up dc-dc topologies based on the boost converter", *IET Power Electron.*, vol. 8, no.10, pp. 2044-2057, Oct. 2015.
- [9] L. Huber, M.M. Jovanovic, "A design approach for server power supplies for networking applications". In Proceedings of the IEEE Applied Power Electronics Conf. and Exposition, 2000, pp. 1163–1169.
- [10] M. H. Todorovic, L. Palma, and P. N. Enjeti, "Design of a wide input range dc-dc converter with a robust power control scheme suitable for fuel cell power conversion," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1247–1255, Mar. 2008.
- [11] B.-R. Lin, J.-J. Chen, "Analysis and implementation of a soft switching converter with high-voltage conversion ratio", *IET Power Electron.*, vol. 1, no. 3, pp. 386–394, Sep. 2008.
- [12] S.-M. Chen, T.-J. Liang, L.-S. Yang, and J.-F. Chen, "A cascaded high step-up DC–DC converter with single switch for microsource applications," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1146–1153, Apr. 2011.
- [13] N. Molavi, M. Esteki, E. Adib and H. Farzanehfard, "High step-up/down DC-DC bidirectional converter with low switch voltage stress," In Proceedings of the 6th Power Electronics, Drive Systems & Technologies Conference (PEDSTC2015), Tehran, 2015, pp. 162–167.
- [14] R. Gules, L. L. Pfitscher, and L. C. Franco, "An interleaved boost dc-dc converter with large conversion ratio," in Proceedings of the IEEE Conference ISIE, 2003, pp. 411–416.
- [15] L.-W. Zhou, B.-X. Zhu, Q.-M. Luo, S. Chen, "Interleaved non-isolated highstep-updc/dc converter based on the diode-capacitor multiplier", *IET PowerElectron.*, vol. 7, no. 2, pp. 390–397, 2014.
- [16] S. Dwari and L. Parsa, "An efficient high-step-up interleaved dc-dc converter with a common active clamp," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 66–78, Jan. 2011.
- [17] K. C. Tseng, C. C. Huang, and W. Y. Shih, "A high step-up converter with a voltage multiplier module for a photovoltaic system," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 3047–3057, Jun. 2013.
- [18] K. C. Tseng, J. Z. Chen, J. T. Lin, C.C. Huang, and T. H. Yen, "High step-up interleaved forward-flyback boost converter with three-winding coupled inductors," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4696–4703, Sep. 2015.
- [19] W. Li, Y. Zhao, and X. He, "Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 133–143, Jan. 2012.
- [20] T.-F. Wu, Y.-S. Lai, J.-C. Hung, and Y.-M. Chen, "Boost converter with coupled inductors and buck-boost type of active clamp," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 154–162, Jan. 2008.
 [21] T.-F. Wu, Y.-D. Chang, C.-H. Chang, H.-X. Lee, K.-Y. Lee and J.-G. Yang, "A 5 kW Boost converter
- [21] T.-F. Wu, Y.-D. Chang, C.-H. Chang, H.-X. Lee, K.-Y. Lee and J.-G. Yang, "A 5 kW Boost converter with various passive/active snubbers for reducing component stress and achieving high efficiency," In Proceedings of the International Conference Power Electron. Drive Syst., Nov. 2009, pp. 187–192.
- [22] X. Liu, X. Xhang, "Interleaved High Step-Up Converter with Coupled Inductor and Voltage Multiplier for Renewable Energy System" CPSS Transactions on Power Electronics and Applications, vol. 4, no. 4, pp. 299–306, 2019.
- [23] S. Chen, S. Yang, C. Hwang, "Interleaved High Step-Up DC-DC Converter Based on Voltage Multiplier Cell and Voltage-Stacking Techniques for Renewable Energy Applications," *Energies* 11, 1632, pp.1–8, 2018.